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FEATURES 
Analog I/O 
Multichannel, 12-bit, 1 MSPS ADC 
Up to 12 ADC channels 
Fully differential and single-ended modes 
0 V to VREF analog input range 
12-bit voltage output DACs 
4 DAC outputs available 
On-chip voltage reference 
On-chip temperature sensor 
Voltage comparator 
Microcontroller 
ARM7TDMI core, 16-bit/32-bit RISC architecture 
JTAG port supports code download and debug  
Clocking options 
Trimmed on-chip oscillator (±3%) 
External watch crystal 
External clock source up to 44 MHz 
41.78 MHz PLL with programmable divider 
Memory 
62 kB Flash/EE memory, 8 kB SRAM  
In-circuit download, JTAG-based debug 
Software-triggered in-circuit reprogrammability 
Vectored interrupt controller for FIQ and IRQ 
8 priority levels for each interrupt type 
Interrupt on edge or level external pin inputs 
On-chip peripherals 
2× fully I2C-compatible channels 
SPI (20 Mbps in master mode, 10 Mbps in slave mode) 
With 4-byte FIFO on input and output stages 
Up to 20 GPIO pins—Digital only GPIOs are 5 V tolerant 
3× general-purpose timers 
Watchdog timer (WDT) 
Programmable logic array (PLA) 
16 PLA elements 
16-bit, 5-channel PWM 
Power 
Specified for 3 V operation 
Active mode: 11 mA at 5 MHz, 28 mA at 41.78 MHz 
Packages and temperature range 
32-lead 5 mm × 5 mm LFCSP  
40-lead LFCSP 
36-Lead WLCSP 
Fully specified for −40°C to +125°C operation 
Tools 
Low cost QuickStart development system 
Full third-party support 
APPLICATIONS 
Optical networking 
Industrial control and automation systems 
Smart sensors, precision instrumentation 
Base station systems 
GENERAL DESCRIPTION 
The ADuC7023 is a fully integrated, 1 MSPS, 12-bit data acquisition 
system, incorporating high performance multichannel ADCs, 
16-bit/32-bit MCUs, and Flash/EE memory on a single chip. 
The ADC consists of up to 12 single-ended inputs. An additional four 
inputs are available but are multiplexed with the four DAC output 
pins. The ADC can operate in single-ended or differential input modes. 
The ADC input voltage is 0 V to VREF. A low drift band gap reference, 
temperature sensor, and voltage comparator complete the ADC 
peripheral set. 
The DAC output range is programmable to one of two voltage ranges. 
The DAC outputs have an enhanced feature of being able to retain 
their output voltage during a watchdog or software reset sequence. 
The devices operate from an on-chip oscillator and a PLL, generating 
an internal high frequency clock of 41.78 MHz. This clock is routed 
through a programmable clock divider from which the MCU core 
clock operating frequency is generated. The microcontroller core is an 
ARM7TDMI®, 16-bit/32-bit RISC machine that offers up to 41 MIPS 
peak performance. Eight kilobytes of SRAM and 62 kilobytes of 
nonvolatile Flash/EE memory are provided on chip. The ARM7TDMI 
core views all memory and registers as a single linear array. 
The ADuC7023 contains an advanced interrupt controller. The 
vectored interrupt controller (VIC) allows every interrupt to be 
assigned a priority level. It also supports nested interrupts to a 
maximum level of eight per IRQ and FIQ. When IRQ and FIQ 
interrupt sources are combined, a total of 16 nested interrupt 
levels are supported. 
On-chip factory firmware supports in-circuit download via the I2C 
serial interface port, and nonintrusive emulation is supported via 
the JTAG interface. These features are incorporated into a low cost 
QuickStart™ development system supporting this MicroConverter® 
family. The part contains a 16-bit PWM with five output signals. 
For communication purposes, the part contains 2 × I2C channels that 
can be individually configured for master or slave mode. An SPI 
interface supporting both master and slave modes is also provided. 
The parts operate from 2.7 V to 3.6 V and are specified over an 
industrial temperature range of −40°C to +125°C. The ADuC7023 is 
available in either a 32-lead or 40-lead LFCSP package. A 36-ball 
wafer level CSP package (WLCSP) is also available. 
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SPECIFICATIONS 
AVDD = IOVDD = 2.7 V to 3.6 V, VREF = 2.5 V internal reference, fCORE = 41.78 MHz, TA = −40°C to +125°C, unless otherwise noted. 
Table 1. 
Parameter  Min  Typ  Max  Unit  Test Conditions/Comments 
ADC CHANNEL SPECIFICATIONS          Eight acquisition clocks and fADC/2 
ADC Power-Up Time    5    μs   
DC Accuracy
1, 2           
Resolution  12      Bits   
Integral Nonlinearity    ±0.6  ±1.5  LSB  2.5 V internal reference 
    ±1.0    LSB  1.0 V external reference 
Differential Nonlinearity
3, 4    ±0.5  +1/−0.9  LSB  2.5 V internal reference 
    +0.7/−0.6    LSB  1.0 V external reference 
DC Code Distribution    1    LSB  ADC input is a dc voltage 
ENDPOINT ERRORS
5           
Offset Error    ±1  ±2  LSB   
Offset Error Match    ±1    LSB   
Gain Error    ±2    LSB   
Gain Error Match    ±1    LSB   
DYNAMIC PERFORMANCE          fIN = 10 kHz sine wave, fSAMPLE = 1 MSPS 
Signal-to-Noise Ratio (SNR)    69    dB  Includes distortion and noise components 
Total Harmonic Distortion (THD)    −78    dB   
Peak Harmonic or Spurious Noise    −75    dB   
Channel-to-Channel Crosstalk    −80    dB  Measured on adjacent channels 
ANALOG INPUT           
Input Voltage Ranges           
Differential Mode      VCM ± VREF/2
6  V   
Single-Ended Mode      0 to VREF  V   
Leakage Current    ±1  ±6  µA   
Input Capacitance    20    pF  During ADC acquisition 
ON-CHIP VOLTAGE REFERENCE          0.47 µF from VREF to AGND 
Output Voltage    2.5    V    
Accuracy      ±4  mV  TA = 25°C 
Reference Temperature Coefficient    ±15    ppm/°C   
Power Supply Rejection Ratio    75    dB   
Output Impedance    51    Ω  TA = 25°C 
Internal VREF Power-On Time    1    ms   
EXTERNAL REFERENCE INPUT           
Input Voltage Range  0.625    AVDD  V   
DAC CHANNEL SPECIFICATIONS           
DC Accuracy
7          RL = 5 kΩ, CL = 100 pF 
Resolution    12    Bits   
Relative Accuracy    ±2    LSB   
Differential Nonlinearity      ±1  LSB  Guaranteed monotonic 
Offset Error      ±15  mV  2.5 V internal reference 
Gain Error
8      ±1  %   
Gain Error Mismatch    0.1    %  % of full scale on DAC0 
DC Accuracy
9          RL = 1 kΩ, CL = 100 pF 
Resolution    12    Bits   
Relative Accuracy    ±2.5    LSB   
Differential Nonlinearity    ±1    LSB  Guaranteed monotonic 
Offset Error    ±15    mV  2.5 V internal reference 
Gain Error
10    ±1    %   
Gain Error Mismatch    0.1    %  % of full scale on DAC0 
ANALOG OUTPUTS           
Output Voltage Range 1    0 to 2.5    V  VREF range: AGND to AVDD 
Output Voltage Range 2    0 to AVDD    V   
Output Impedance    2    Ω   
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Parameter  Min  Typ  Max  Unit  Test Conditions/Comments 
DAC IN OP AMP MODE           
DAC Output Buffer in Op Amp Mode           
Input Offset Voltage    ±0.25    mV   
Input Offset Voltage Drift    8    µV/°C   
Input Offset Current    0.3    nA   
Input Bias Current    0.4    nA   
Gain    80    dB  5 kΩ load 
Unity-Gain Frequency    5    MHz  RL = 5 kΩ, CL = 100 pF 
CMRR    80    dB   
Settling Time    10    µs  RL = 5 kΩ, CL = 100 pF 
Output Slew Rate    1.5    V/µs  RL = 5 kΩ, CL = 100 pF 
PSRR    75    dB   
DAC AC CHARACTERISTICS           
Voltage Output Settling Time    10    µs   
Digital-to-Analog Glitch Energy    ±20    nV-sec  1 LSB change at major carry (where maximum number of 
bits simultaneously change in the DACxDAT register) 
COMPARATOR           
Input Offset Voltage    ±10    mV   
Input Bias Current    1    µA   
Input Voltage Range  AGND    AVDD – 1.2  V   
Input Capacitance    7    pF   
Hysteresis
4, 6   2    15  mV  Hysteresis can be turned on or off via the CMPHYST bit 
in the CMPCON register 
Response Time    3    µs  100 mV overdrive and configured with CMPRES = 11 
TEMPERATURE SENSOR          Indicates die temperature 
Voltage Output at 25°C    1.369    V   
Voltage TC    4.42    mV/°C   
Accuracy with No Calibration    ±3    °C   
Accuracy with One Point Calibration 
Using Contents of TEMPREF Register 
  ±1.5    °C   
θJA Thermal Impedance           
40-Lead LFCSP    26    °C/W   
32-Lead LFCSP    32.5    °C/W   
POWER SUPPLY MONITOR (PSM)           
IOVDD Trip Point Selection    2.79    V  One trip point 
Power Supply Trip Point Accuracy    ±2    %  Of the selected nominal trip point voltage 
POWER-ON RESET    2.41    V   
WATCHDOG TIMER (WDT)
           
Timeout Period 
  0    512  sec   
FLASH/EE MEMORY           
Endurance
11  10,000      Cycles   
Data Retention
12  20      Years  TJ = 85°C 
DIGITAL INPUTS          All digital inputs excluding XCLKI and XCLKO 
Logic 1 Input Current    ±0.2  ±1  µA  VIH = VDD or VIH = 5 V 
Logic 0 Input Current    −40  −60  µA  VIL = 0 V; except TDI  
    −80  −120  µA  VIL = 0 V; TDI  
Input Capacitance    10    pF   
LOGIC INPUTS
4          All logic inputs excluding XCLKI  
VINL, Input Low Voltage      0.8  V   
VINH, Input High Voltage  2.0      V   
LOGIC OUTPUTS          All digital outputs excluding XCLKO 
VOH, Output High Voltage  2.4      V  ISOURCE = 1.6 mA 
VOL, Output Low Voltage
13      0.4  V  ISINK = 1.6 mA 
CRYSTAL INPUTS XCLKI AND XCLKO           
Logic Inputs, XCLKI Only           
VINL, Input Low Voltage    1.1    V   
VINH, Input High Voltage    1.7    V   
XCLKI Input Capacitance    20    pF   
XCLKO Output Capacitance    20    pF   
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Parameter  Min  Typ  Max  Unit  Test Conditions/Comments 
INTERNAL OSCILLATOR    32.768    kHz   
      ±3  %   
MCU CLOCK RATE           
From 32 kHz Internal Oscillator     326    kHz  CD = 7 
From 32 kHz External Crystal    41.78    MHz  CD = 0 
Using an External Clock  0.05    44  MHz  TA = 85°C 
  0.05    41.78  MHz  TA = 125°C 
START-UP TIME          Core clock = 41.78 MHz 
At Power-On    66    ms   
From Pause/Nap Mode    24    ns  CD = 0 
    3.07    µs  CD = 7 
From Sleep Mode    1.58    ms   
From Stop Mode    1.7    ms   
PROGRAMMABLE LOGIC ARRAY (PLA)           
Pin Propagation Delay    12    ns  From input pin to output pin 
Element Propagation Delay    2.5    ns   
POWER REQUIREMENTS
14, 15           
Power Supply Voltage Range           
AVDD to AGND and IOVDD to DGND  2.7    3.6  V   
Analog Power Supply Currents           
AVDD Current    200    µA  ADC in idle mode 
Digital Power Supply Current            
IOVDD Current in Normal Mode          Code executing from Flash/EE 
    8.5  10  mA  CD = 7 
    11  15  mA  CD = 3 
    28  35  mA  CD = 0 (41.78 MHz clock) 
IOVDD Current in Pause Mode    14  20  mA  CD = 0 (41.78 MHz clock) 
IOVDD Current in Sleep Mode    230  650  µA  TA = 125°C 
Additional Power Supply Currents           
ADC    1.4    mA  At 1 MSPS 
    0.7     mA  At 62.5 kSPS 
DAC    400    µA  Per DAC 
ESD TESTS          2.5 V reference, TA = 25°C 
HBM Passed       3  kV   
FICDM Passed      1.0  kV   
1 All ADC channel specifications are guaranteed during normal microcontroller core operation.  
2 Apply to all ADC input channels. 
3 Measured using the factory-set default values in the ADC offset register (ADCOF) and gain coefficient register (ADCGN). 
4 Not production tested but supported by design and/or characterization data on production release. 
5 Measured using the factory-set default values in ADCOF and ADCGN with an external AD845 op amp as an input buffer stage as shown in Figure 28. Based on external ADC 
system components, the user may need to execute a system calibration to remove external endpoint errors and achieve these specifications (see the Calibration section). 
6 The input signal can be centered on any dc common-mode voltage (VCM) as long as this value is within the ADC voltage input range specified. 
7 DAC linearity is calculated using a reduced code range of 100 to 3995. 
8 DAC gain error is calculated using a reduced code range of 100 to internal 2.5 V VREF. 
9 DAC linearity is calculated using a reduced code range of 100 to 3995. 
10 DAC gain error is calculated using a reduced code range of 100 to internal 2.5 V VREF. 
11 Endurance is qualified as per JEDEC Standard 22 Method A117 and measured at −40°C, +25°C, +85°C, and +125°C. 
12 Retention lifetime equivalent at junction temperature (TJ) = 85°C as per JEDEC Standard 22 Method A117. Retention lifetime derates with junction temperature. 
13 Test carried out with a maximum of eight I/Os set to a low output level. 
14 Power supply current consumption is measured in normal, pause, and sleep modes under the following conditions: normal mode with 3.6 V supply, pause mode with 
3.6 V supply, and sleep mode with 3.6 V supply. 
15 IOVDD power supply current decreases typically by 2 mA during a Flash/EE erase cycle. 
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TIMING SPECIFICATIONS 
Table 2. I
2C Timing in Fast Mode (400 kHz) 
    Slave  Master   
Parameter  Description  Min  Max  Typ  Unit 
tL  SCL low pulse width  200    1360  ns 
tH  SCL high pulse width  100    1140  ns 
tSHD  Start condition hold time  300      ns 
tDSU  Data setup time  100    740  ns 
tDHD  Data hold time  0    400  ns 
tRSU  Setup time for repeated start  100      ns 
tPSU  Stop condition setup time  100    800  ns 
tBUF  Bus-free time between a stop condition and a start condition  1.3      µs 
tR  Rise time for both SCL and SDA    300  200  ns 
tF  Fall time for both SCL and SDA    300    ns 
 
Table 3. I
2C Timing in Standard Mode (100 kHz) 
    Slave   
Parameter  Description  Min  Max  Unit 
tL  SCL low pulse width  4.7    µs 
tH  SCL high pulse width  4.0    ns 
tSHD  Start condition hold time  4.0    µs 
tDSU  Data setup time  250    ns 
tDHD  Data hold time  0  3.45  µs 
tRSU  Setup time for repeated start  4.7    µs 
tPSU  Stop condition setup time  4.0    µs 
tBUF  Bus-free time between a stop condition and a start condition  4.7    µs 
tR  Rise time for both SCL and SDA    1  µs 
tF  Fall time for both SCL and SDA    300  ns 
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Figure 2. I
2C-Compatible Interface Timing 
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Table 4. SPI Master Mode Timing (Phase Mode = 1) 
Parameter  Description  Min  Typ  Max  Unit 
tSL  SCLK low pulse width1    (SPIDIV + 1) × tUCLK    ns 
tSH  SCLK high pulse width1    (SPIDIV + 1) × tUCLK    ns 
tDAV  Data output valid after SCLK edge      25  ns 
tDSU  Data input setup time before SCLK edge1  1 × tUCLK      ns 
tDHD  Data input hold time after SCLK edge1  2 × tUCLK      ns 
tDF  Data output fall time    5  12.5  ns 
tDR  Data output rise time    5  12.5  ns 
tSR  SCLK rise time     5  12.5  ns 
tSF  SCLK fall time    5  12.5  ns 
1 tUCLK = 23.9 ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider. 
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Figure 3. SPI Master Mode Timing (Phase Mode = 1) 
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Table 5. SPI Master Mode Timing (Phase Mode = 0)  
Parameter  Description  Min  Typ  Max  Unit 
tSL  SCLK low pulse width1    (SPIDIV + 1) × tUCLK    ns 
tSH  SCLK high pulse width1    (SPIDIV + 1) × tUCLK    ns 
tDAV  Data output valid after SCLK edge      25  ns 
tDOSU  Data output setup before SCLK edge      75  ns 
tDSU  Data input setup time before SCLK edge1  1 × tUCLK      ns 
tDHD  Data input hold time after SCLK edge1  2 × tUCLK      ns 
tDF  Data output fall time    5  12.5  ns 
tDR  Data output rise time    5  12.5  ns 
tSR  SCLK rise time     5  12.5  ns 
tSF  SCLK fall time    5  12.5  ns 
1 tUCLK = 23.9 ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider. 
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Figure 4. SPI Master Mode Timing (Phase Mode = 0) 
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Table 6. SPI Slave Mode Timing (Phase Mode = 1)  
Parameter  Description  Min  Typ  Max  Unit 
tSS  SS to SCLK edge  200      ns 
tSL  SCLK low pulse width1    (SPIDIV + 1) × tUCLK    ns 
tSH  SCLK high pulse width1    (SPIDIV + 1) × tUCLK    ns 
tDAV  Data output valid after SCLK edge      25  ns 
tDSU  Data input setup time before SCLK edge1  1 × tUCLK      ns 
tDHD  Data input hold time after SCLK edge1  2 × tUCLK      ns 
tDF  Data output fall time    5  12.5  ns 
tDR  Data output rise time    5  12.5  ns 
tSR  SCLK rise time     5  12.5  ns 
tSF  SCLK fall time    5  12.5  ns 
tSFS  SS high after SCLK edge  0      ns 
1 tUCLK = 23.9 ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider. 
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Figure 5. SPI Slave Mode Timing (Phase Mode = 1) 
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Table 7. SPI Slave Mode Timing (Phase Mode = 0) 
Parameter  Description  Min  Typ  Max  Unit 
tSS  SS to SCLK edge   200      ns 
tSL  SCLK low pulse width1    (SPIDIV + 1) × tUCLK    ns 
tSH  SCLK high pulse width1    (SPIDIV + 1) × tUCLK    ns 
tDAV  Data output valid after SCLK edge      25  ns 
tDSU  Data input setup time before SCLK edge1  1 × tUCLK      ns 
tDHD  Data input hold time after SCLK edge1  2 × tUCLK      ns 
tDF  Data output fall time    5  12.5  ns 
tDR  Data output rise time    5  12.5  ns 
tSR  SCLK rise time     5  12.5  ns 
tSF  SCLK fall time    5  12.5  ns 
tDOCS  Data output valid after SS edge       25  ns 
tSFS  SS high after SCLK edge  0      ns 
1 tUCLK = 23.9 ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider. 
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Figure 6. SPI Slave Mode Timing (Phase Mode = 0) 
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ABSOLUTE MAXIMUM RATINGS 
AGND = GNDREF, TA = 25°C, unless otherwise noted. 
Table 8.  
1 These limits apply to the P0.0, P0.1, P0.2, P0.3, P0.4, P0.5, P0.6, P0.7, P1.0, 
P1.1, P1.6, and P1.7 pins. 
2 These limits apply to the P1.2, P1.3, P1.4, P1.5, P2.0, P2.2, P2.3, and P2.4 pins. 
 
Stresses above those listed under Absolute Maximum Ratings 
may cause permanent damage to the device. This is a stress 
rating only; functional operation of the device at these or any 
other conditions above those indicated in the operational 
section of this specification is not implied. Exposure to absolute 
maximum rating conditions for extended periods may affect 
device reliability. 
Only one absolute maximum rating can be applied at any one time. 
 
ESD CAUTION 
 
 
 
 
 
 
 
 
Parameter  Rating 
AVDD to IOVDD  −0.3 V to +0.3 V 
AGND to DGND  −0.3 V to +0.3 V 
IOVDD to DGND, AVDD to AGND  −0.3 V to +6 V 
Digital Input Voltage to DGND1  −0.3 V to +5.3 V 
Digital Output Voltage to DGND1  −0.3 V to IOVDD + 0.3 V 
Shared Analog/Digital Inputs to AGND2  −0.3 V to AVDD + 0.3 V 
VREF to AGND  −0.3 V to AVDD + 0.3 V 
Analog Inputs to AGND  −0.3 V to AVDD + 0.3 V 
Analog Outputs to AGND  −0.3 V to AVDD + 0.3 V 
Operating Temperature Range, Industrial   −40°C to +125°C 
Storage Temperature Range  −65°C to +150°C 
Junction Temperature  150°C 
θJA Thermal Impedance    
40-Lead LFCSP  26°C/W 
32-Lead LFCSP  32.5°C/W 
36-Lead WLCSP  50°C/W 
Peak Solder Reflow Temperature   
SnPb Assemblies (10 sec to 30 sec)  240°C 
RoHS Compliant Assemblies 
(20 sec to 40 sec) 
260°C 
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PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS 
NOTES
1. EXPOSED PAD. THE PADDLE NEEDS TO BE SOLDERED AND
    EITHER CONNECTED TO AGND OR LEFT FLOATING.
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Figure 7. 40-Lead LFCSP Pin Configuration  
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Figure 8. 32-Lead LFCSP Pin Configuration  
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Figure 9. 36-Lead WLCSP Pin Configuration 
Table 9. Pin Function Descriptions  
Pin No.     
40-
LFCSP 
32-
LFCSP 
36-
WLCSP  Mnemonic  Description 
0  0  N/A  Exposed Paddle  Exposed Pad. The paddle needs to be soldered and either connected to 
AGND or left floating. 
36  28  A4  ADC0  Single-Ended or Differential Analog Input 0. 
37  29  B4  ADC1  Single-Ended or Differential Analog Input 1. 
38  30  A5  ADC2/CMP0  Single-Ended or Differential Analog Input 2/Comparator Positive Input. 
39  31  B5  ADC3/CMP1  Single-Ended or Differential Analog Input 3/Comparator Negative Input. 
32  N/A  B2  P2.4/ADC9/PLAI[10]  General-Purpose Input and Output Port 2.4/ADC Single-Ended or Dif-
ferential Analog Input/Programmable Logic Array Input Element 10. 
By default, this pin is configured as a digital input with a weak pull-up 
resistor enabled. 
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Pin No.     
40-
LFCSP 
32-
LFCSP 
36-
WLCSP  Mnemonic  Description 
31  N/A  A1  P2.3/ADC8/PLAO[7]  General-Purpose Input and Output Port 2.3/ADC Single-Ended or 
Differential Analog Input 8/Programmable Logic Array Output Element 7. 
By default, this pin is configured as a digital input with a weak pull-up 
resistor enabled. When used as ADC input, pull-up resistor should be 
disabled manually.  
30  N/A  B1  P2.2/ADC7/SYNC/PLAO[6]  General-Purpose Input and Output Port 2.2/ADC Single-Ended or 
Differential Analog Input 7/PWM Sync/Programmable Logic Array Output 
Element 6. By default, this pin is configured as a digital input with a weak 
pull-up resistor enabled. When used as ADC input, pull-up resistor should 
be disabled manually. 
8  N/A  E6  P2.0/ADC12/PWM4/PLAI[7]  General-Purpose Input and Output Port 2.0/ADC Single-Ended or 
Differential Analog Input 12/PWM Output 4/Programmable Logic Array Input 
Element 7. By default, this pin is configured as a digital input with a weak pull-
up resistor enabled. When used as an ADC input, it is not possible to 
disable the internal pull-up resister. This means that this pin has a higher 
leakage current value than other analog input pins. 
2  2  C4  GNDREF  Ground Voltage Reference for the ADC. For optimal performance, the 
analog power supply should be separated from DGND. 
3  3  C5  DAC0  DAC0 Voltage Output or ADC Input. 
4  4  C6  DAC1  DAC1 Voltage Output or ADC Input. 
5  5  D5  DAC2  DAC2 Voltage Output  
6  6  D6  DAC3  DAC3 Voltage Output  
24  20  D2  TMS  Test Mode Select, JTAG Test Port Input. Debug and download access. 
This pin has an internal pull-up resistor to IOVDD. In some cases an external 
pull-up resistor is also required to ensure the part does not enter an 
erroneous state.  
25  21  D1  P0.0/nTRST/ADCBUSY/PLAI[8]/BM  This is a multifunction pin as follows: 
General-Purpose Input and Output Port 0.0. By default, this pin is 
configured as GPIO. 
JTAG Reset Input. Debug and download access. If this pin is held low, JTAG 
access is not possible because the JTAG interface is held in reset and 
P0.1/P0.2/P0.3 are configured as GPIO pins. 
ADC Busy Signal. 
Programmable Logic Array Input Element 8. 
Boot Mode Entry Pin. The ADuC7023 enters I2C download mode if BM is 
low at reset with a flash address 0x80014 = 0xFFFFFFFFF. The ADuC7023 
executes code if BM is pulled high at reset or if BM is low at reset with a 
flash address 0x80014 not equal to 0xFFFFFFFFF. 
26  22  C1  P0.1/PLAI[9]/TDO  The default value of this pin depends on the level of P0.0/BM. If P0.0/  
BM = 0, this pin defaults to a general purpose input. If P0.0/BM = 1, this  
pin defaults to a JTAG test data output pin and does not work as a GPIO. 
This is a multifunction pin as follows: 
General-Purpose Input and Output Port 0.1. 
Programmable Logic Array Input Element 9. 
Test Data Out, JTAG Test Port Output. Debug and download access. When 
debugging the part via JTAG, this pin must not be toggled by user code, 
and the GP0CON/GP0DAT register bits affecting this pin must not be 
changed as doing so disables JTAG access. 
27  23  C2  P0.2/PLAO[8]/TDI  The default value of this pin depends on the level of P0.0/BM. If P0.0/  
BM = 0, this pin defaults to a general purpose input. If P0.0/BM = 1, this pin 
defaults to a JTAG test data input pin and does not work as a GPIO. This is a 
multifunction pin as follows:  
General-Purpose Input and Output Port 0.2. 
Programmable Logic Array Output Element 8. 
Test Data In, JTAG Test Port Input. Debug and download access. When 
debugging the part via JTAG, this pin must not be toggled by user code, 
and the GP0CON/GP0DAT register bits affecting this pin must not be 
changed as doing so disables JTAG access. 
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Pin No.     
40-
LFCSP 
32-
LFCSP 
36-
WLCSP  Mnemonic  Description 
28  24  C3  P0.3/PLAO[9]/TCK  The default value of this pin depends on the level of P0.0/BM. If P0.0/BM = 
0, this pin defaults to a general purpose input. If P0.0/BM = 1, this pin 
defaults to a JTAG test data clock pin. This is a multifunction pin as follows: 
General-Purpose Input and Output Port 0.3. 
Programmable Logic Array Output Element 9. 
Test Clock, JTAG Test Port Clock Input. Debug and download access. When 
debugging the part via JTAG, this pin must not be toggled by user code 
and the GP0CON/GP0DAT register bits affecting this pin must not be 
changed as doing so disables JTAG access. 
17  13  E3  DGND  Digital Ground. 
18  14  F3  IOVDD  3.3 V Supply for GPIO and Input of the On-Chip Voltage Regulator. 
19  15  D3  LVDD  2.6 V Output of the On-Chip Voltage Regulator. This output must be 
connected to a 0.47 µF capacitor to DGND only. 
20  16  F2  RST  Reset Input, Active Low. 
23  19  E1  RTCK  Return JTAG Clock Signal. This is not the standard JTAG clock signal. It is  
an output signal from the JTAG controller. If using a 20-lead JTAG header, 
connect to Pin 11. 
9  7  F6  P0.4/IRQ0/SCL0/PLAI[0]/CONV  General-Purpose Input and Output Port 0.4/External Interrupt Request 0/ I2C0 
Clock Signal/Programmable Logic Array Input Element 0/ADC External 
Convert Start. By default, this pin is configured as a digital input with a 
weak pull-up resistor enabled. 
10  8  E5  P0.5/SDA0/PLAI[1]/COMPOUT  General-Purpose Input and Output Port 0.5/I2C0 Data Signal/ Programmable 
Logic Array Input Element 1/Voltage Comparator Output. By default, this 
pin is configured as a digital input with a weak pull-up resistor enabled. 
  9  F5  P0.6/MISO/SCL1/PLAI[2]  General-Purpose Input and Output Port 0.6/SPI MISO Signal/I2C1 Clock On 
32-Lead and 36-Ball Packages/Programmable Logic Array Input Element 2. 
By default, this pin is configured as a digital input with a weak pull-up 
resistor enabled.  
  10  D4  P0.7/MOSI/SDA1/PLAO[0]  General-Purpose Input and Output Port 0.7/SPI MOSI Signal/I2C1 Data 
Signal On 32-Lead and 36-Ball Packages/Programmable Logic Array Output 
Element 0. 
By default, this pin is configured as a digital input with a weak pull-up 
resistor enabled.  
11      P0.6/MISO/PLAI[2]  General-Purpose Input and Output Port 0.6/SPI MISO Signal/Programmable 
Logic Array Input Element 2. By default, this pin is configured as a digital 
input with a weak pull-up resistor enabled.  
12      P0.7/MOSI/PLAO[0]  General-Purpose Input and Output Port 0.7/SPI MOSI Signal/Programmable 
Logic Array Output Element 0. By default this pin is configured as a digital 
input with a weak pull-up reisistor enabled. 
21  17  F1  XCLKI  Input to the Crystal Oscillator Inverter and Input to the Internal Clock 
Generator Circuits. Connect to DGND if unused. 
22  18  E2  XCLKO  Output from the Crystal Oscillator Inverter. Leave unconnected if unused. 
16  N/A  N/A  P1.7/PWM3/SDA1/PLAI[6]  General-Purpose Input and Output Port 1.7/PWM Output 3/I2C1 Data 
Signal/Programmable Logic Array Input Element 6. By default, this pin is 
configured as a digital input with a weak pull-up resistor enabled. 
15  N/A  N/A  P1.6/PWM2/SCL1/PLAI[5]  General-Purpose Input and Output Port 1.6/PWM Output 2/I2C1 Clock 
Signal/Programmable Logic Array Input Element 5. By default, this pin is 
configured as a digital input with a weak pull-up resistor enabled. 
29  N/A  N/A  P1.5/ADC6/PWMTRIPINPUT/PLAO[4]  General-Purpose Input and Output Port 1.5/ADC Single-Ended or 
Differential Analog Input 6/PWMTRIPINPUT/Programmable Logic Array Output 
Element 4. By default, this pin is configured as a digital input with a weak 
pull-up resistor enabled. When used as ADC input, the pull-up resistor 
should be disabled manually. 
7  N/A  N/A  P1.4/ADC10/PLAO[3]  General-Purpose Input and Output Port 1.4/ADC Single-Ended or Dif-
ferential Analog Input 10/Programmable Logic Array Output Element 3. 
By default, this pin is configured as a digital input with a weak pull-up 
resistor enabled. When used as ADC input, the pull-up resistor should be 
disabled manually. 
Rev. F | Page 16 of 96 Data Sheet  ADuC7023 
 
Pin No.     
40-
LFCSP 
32-
LFCSP 
36-
WLCSP  Mnemonic  Description 
34  26  A3  P1.3/ADC5/IRQ3/PLAI[4]   General-Purpose Input and Output Port 1.3/ADC Single-Ended or 
Differential Analog Input 5/External Interrupt Request 3/ Programmable 
Logic Array Input Element 4.  
By default, this pin is configured as a digital input with a weak pull-up 
resistor enabled. When used as ADC input, the pull-up resistor should be 
disabled manually. 
33  25  A2  P1.2/ADC4/IRQ2/PLAI[3]/ECLK/  General-Purpose Input and Output Port 1.2/ADC Single-Ended or 
Differential Analog Input 4/External Interrupt Request 2/ Programmable 
Logic Array Input Element 3/Input-Output for External Clock. 
By default, this pin is configured as a digital input with a weak pull-up 
resistor enabled. When used as ADC input, the pull-up resistor should be 
disabled manually. 
14  12  F4  P1.1/SS/IRQ1/PWM1/PLAO[2]/T1  General-Purpose Input and Output Port 1.1/SPI Interface Slave Select 
(Active Low)/External Interrupt Request 1/PWM Output 1/ Programmable 
Logic Array Output Element 2/Timer 1 Input Clock. By default, this pin is 
configured as a digital input with a weak pull-up resistor enabled. 
13  11  E4  P1.0/SCLK/PWM0/PLAO[1]  General-Purpose Input and Output Port 1.0/SPI Interface Clock Signal/ 
PWM Output 0/Programmable Logic Array Output Element 1. By default, 
this pin is configured as a digital input with a weak pull-up resistor enabled. 
35  27  B3  VREF  2.5 V Internal Voltage Reference. Must be connected to a 0.47 µF capacitor 
when using the internal reference. 
40  32  A6  AGND  Analog Ground. Ground reference point for the analog circuitry. 
1  1  B6  AVDD  3.3 V Analog Power. 
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TYPICAL PERFORMANCE CHARACTERISTICS 
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Figure 10. Typical DNL, fADC = 950 kSPS, Internal Reference Used 
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Figure 14. SINAD, THD, and PHSN  of ADC , Internal 2.5 V Reference Used 
 
 
Rev. F | Page 18 of 96 Data Sheet  ADuC7023 
 
TERMINOLOGY 
ADC SPECIFICATIONS 
Integral Nonlinearity (INL) 
The maximum deviation of any code from a straight line 
passing through the endpoints of the ADC transfer function. 
The endpoints of the transfer function are zero scale, a point 
½ LSB below the first code transition, and full scale, a point 
½ LSB above the last code transition. 
Differential Nonlinearity (DNL) 
The difference between the measured and the ideal 1 LSB 
change between any two adjacent codes in the ADC. 
Offset Error 
The deviation of the first code transition (0000 . . . 000) to  
(0000 . . . 001) from the ideal, that is, +½ LSB. 
Gain Error 
The deviation of the last code transition from the ideal AIN 
voltage (full scale − 1.5 LSB) after the offset error has been 
adjusted out. 
Signal to (Noise + Distortion) Ratio 
The measured ratio of signal to (noise + distortion) at the 
output of the ADC. The signal is the rms amplitude of the 
fundamental. Noise is the rms sum of all nonfundamental 
signals up to half the sampling frequency (fS/2), excluding dc.  
The ratio is dependent upon the number of quantization levels 
in the digitization process; the more levels, the smaller the 
quantization noise.  
The theoretical signal to (noise + distortion) ratio for an ideal 
N-bit converter with a sine wave input is given by 
Signal to (Noise + Distortion) = (6.02 N + 1.76) dB 
Thus, for a 12-bit converter, this is 74 dB. 
Total Harmonic Distortion 
The ratio of the rms sum of the harmonics to the fundamental. 
DAC SPECIFICATIONS 
Relative Accuracy 
Otherwise known as endpoint linearity, relative accuracy is a 
measure of the maximum deviation from a straight line passing 
through the endpoints of the DAC transfer function. It is 
measured after adjusting for zero error and full-scale error. 
Voltage Output Settling Time 
The amount of time it takes the output to settle to within a 
1 LSB level for a full-scale input change. 
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OVERVIEW OF THE ARM7TDMI CORE 
The ARM7® core is a 32-bit reduced instruction set computer 
(RISC). It uses a single 32-bit bus for instruction and data. The 
length of the data can be 8 bits, 16 bits, or 32 bits. The length of 
the instruction word is 32 bits. 
The ARM7TDMI is an ARM7 core with four additional features: T 
support for the thumb (16-bit) instruction set, D support for 
debug, M support for long multiplications, and I includes the 
EmbeddedICE module to support embedded system debugging. 
THUMB MODE (T) 
An ARM instruction is 32 bits long. The ARM7TDMI 
processor supports a second instruction set that has been 
compressed into 16 bits, called the Thumb® instruction set. 
Faster execution from 16-bit memory and greater code density 
can usually be achieved by using the Thumb instruction set 
instead of the ARM instruction set, which makes the 
ARM7TDMI core particularly suitable for embedded 
applications. 
However, the Thumb mode has two limitations. Thumb code 
typically requires more instructions for the same job. As a result, 
ARM code is usually best for maximizing the performance of time 
critical code. Also, the Thumb instruction set does not include 
some of the instructions needed for exception handling, which 
automatically switches the core to ARM code for exception 
handling. 
See the ARM7TDMI user guide for details on the core 
architecture, the programming model, and both the ARM  
and ARM Thumb instruction sets. 
LONG MULTIPLY (M) 
The ARM7TDMI instruction set includes four extra instruc-
tions that perform 32-bit by 32-bit multiplication with a 64-bit 
result, and 32-bit by 32-bit multiplication-accumulation (MAC) 
with a 64-bit result. These results are achieved in fewer cycles 
than required on a standard ARM7 core. 
EmbeddedICE (I) 
EmbeddedICE provides integrated on-chip support for the core. 
The EmbeddedICE module contains the breakpoint and watch-
point registers that allow code to be halted for debugging purposes. 
These registers are controlled through the JTAG test port. 
When a breakpoint or watchpoint is encountered, the processor 
halts and enters debug state. Once in a debug state, the 
processor registers can be inspected as well as the Flash/EE, 
SRAM, and memory mapped registers. 
 
 
 
 
 
EXCEPTIONS 
ARM supports five types of exceptions and a privileged 
processing mode for each type. The five types of exceptions are: 
  Normal interrupt or IRQ. This is provided to service 
general-purpose interrupt handling of internal and 
external events. 
  Fast interrupt or FIQ. This is provided to service data 
transfers or communication channels with low latency. FIQ 
has priority over IRQ. 
  Memory abort. 
  Attempted execution of an undefined instruction. 
  Software interrupt instruction (SWI). This can be used to 
make a call to an operating system. 
Typically, the programmer defines interrupt as IRQ, but for 
higher priority interrupt, that is, faster response time, the 
programmer can define interrupt as FIQ. 
ARM REGISTERS 
ARM7TDMI has a total of 37 registers: 31 general-purpose 
registers and six status registers. Each operating mode has 
dedicated banked registers. 
When writing user-level programs, 15 general-purpose 32-bit 
registers (R0 to R14), the program counter (R15), and the current 
program status register (CPSR) are usable. The remaining 
registers are only used for system-level programming and 
exception handling. 
When an exception occurs, some of the standard registers are 
replaced with registers specific to the exception mode. All excep-
tion modes have replacement banked registers for the stack 
pointer (R13) and the link register (R14) as represented in 
Figure 15. The fast interrupt mode has more registers (R8 to R12) 
for fast interrupt processing. This means the interrupt processing 
can begin without the need to save or restore these registers, 
and thus save critical time in the interrupt handling process. 
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More information relative to the model of the programmer and 
the ARM7TDMI core architecture can be found in ARM7TDMI 
technical and ARM architecture manuals available directly from 
ARM Ltd. 
INTERRUPT LATENCY 
The worst-case latency for a fast interrupt request (FIQ) 
consists of the following: the longest time the request can take 
to pass through the synchronizer, the time for the longest 
instruction to complete (the longest instruction is an LDM) that 
loads all the registers including the PC, and the time for the 
data abort and FIQ entry. 
At the end of this time, the ARM7TDMI executes the instruc-
tion at 0x1C (FIQ interrupt vector address). The maximum 
total time is 50 processor cycles, which is just under 1.2 µs in a 
system using a continuous 41.78 MHz processor clock. 
The maximum interrupt request (IRQ) latency calculation is 
similar but must allow for the fact that FIQ has higher priority 
and could delay entry into the IRQ handling routine for an 
arbitrary length of time. This time can be reduced to 42 cycles if 
the LDM command is not used. Some compilers have an option 
to compile without using this command. Another option is to run 
the part in thumb mode where the time is reduced to 22 cycles. 
The minimum latency for FIQ or IRQ interrupts is a total of 
five cycles, which consist of the shortest time the request can 
take through the synchronizer, plus the time to enter the 
exception mode. 
The ARM7TDMI always runs in ARM (32-bit) mode when in 
privileged modes, for example, when executing interrupt 
service routines. 
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MEMORY ORGANIZATION 
The ADuC7023 incorporates two separate blocks of memory:  
8 kB of SRAM and 64 kB of on-chip Flash/EE memory; 62 kB of 
on-chip Flash/EE memory is available to the user, and the 
remaining 2 kB are reserved for the factory configured boot 
page. These two blocks are mapped as shown in Figure 16. 
RESERVED
MMRs
0xFFFFFFFF
0x0008FFFF
0x00011FFF
0x0000FFFF
0x00000000
0x00010000
0x00080000
0xFFFF0000
RESERVED
FLASH/EE
(FLASH/EE OR SRAM)
REMAPPABLE MEMORY SPACE
SRAM
0
8
6
7
5
-
0
0
9
 
Figure 16. Physical Memory Map 
By default, after a reset, the Flash/EE memory is mirrored at 
Address 0x00000000. It is possible to remap the SRAM at 
Address 0x00000000 by clearing Bit 0 of the Remap MMR. 
This remap function is described in more detail in the Flash/EE 
Memory section. 
MEMORY ACCESS 
The ARM7 core sees memory as a linear array of the 2
32 byte 
location where the different blocks of memory are mapped as 
outlined in Figure 16. 
The ADuC7023 memory organizations are configured in little 
endian format, which means that the least significant byte is 
located in the lowest byte address, and the most significant byte 
is in the highest byte address. 
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Figure 17. Little Endian Format 
FLASH/EE MEMORY 
The total 64 kB of Flash/EE memory is organized as 32k × 16 bits; 
31k × 16 bits is user space and 1 k × 16 bits is reserved for the 
on-chip kernel. The page size of this Flash/EE memory is 512 bytes. 
62 kilobytes of Flash/EE memory are available to the user as 
code and nonvolatile data memory. There is no distinction 
between data and program because ARM code shares the same 
space. The real width of the Flash/EE memory is 16 bits, which 
means that in ARM mode (32-bit instruction), two accesses to 
the Flash/EE are necessary for each instruction fetch. It is, 
therefore, recommended to use Thumb mode when executing 
from Flash/EE memory for optimum access speed. The 
maximum access speed for the Flash/EE memory is 41.78 MHz 
in Thumb mode and 20.89 MHz in full ARM mode. More 
details about Flash/EE access time are outlined later in the 
Execution Time from SRAM and Flash/EE section. 
SRAM 
Eight kilobytes of SRAM are available to the user, organized as  
2k × 32 bits, that is, two words. ARM code can run directly from 
SRAM at 41.78 MHz, given that the SRAM array is configured 
as a 32-bit wide memory array. More details about SRAM access 
time are outlined later in the Execution Time from SRAM and 
Flash/EE section. 
MEMORY MAPPED REGISTERS  
The memory mapped register (MMR) space is mapped into the 
upper two pages of the memory array and accessed by indirect 
addressing through the ARM7 banked registers. 
The MMR space provides an interface between the CPU and  
all on-chip peripherals. All registers, except the core registers, 
reside in the MMR area. All shaded locations shown in Figure 18 
are unoccupied or reserved locations and should not be 
accessed by user software. Table 10 to Table 23 show the full 
MMR memory map. 
The access time for reading from or writing to an MMR depends 
on the advanced microcontroller bus architecture (AMBA) bus 
used to access the peripheral. The processor has two AMBA 
buses: advanced high performance bus (AHB) used for system 
modules and advanced peripheral bus (APB) used for lower 
performance peripheral. Access to the AHB is one cycle, and 
access to the APB is two cycles. All peripherals on the ADuC7023 
are on the APB except the Flash/EE memory and the GPIOs. 
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Figure 18. Memory Mapped Registers 
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Table 10. IRQ Address Base = 0xFFFF0000 
Address  Name  Byte  Access Type  Default Value  Description 
0x0000  IRQSTA  4  R  0x00000000  Active IRQ source. 
0x0004  IRQSIG  4  R    Current state of all IRQ sources (enabled and disabled). 
0x0008  IRQEN  4  R/W  0x00000000  Enabled IRQ sources.  
0x000C  IRQCLR  4  W    MMR to disable IRQ sources.  
0x0010  SWICFG  4  W    Software interrupt configuration MMR.  
0x0014 IRQBASE  4  R/W  0x00000000  Base address of all vectors. Points to start of a 64-byte memory block 
which can contain up to 32 pointers to separate subroutine handlers. 
0x001C IRQVEC  4  R  0x00000000  This register contains the subroutine address for the currently active IRQ 
source. 
0x0020 IRQP0  4  R/W  0x00000000  This register contains the interrupt priority setting for Interrupt Source 1 
to Interrupt Source 7. An interrupt can have a priority setting of 0 to 7.  
0x0024 IRQP1  4  R/W  0x00000000  This register contains the interrupt priority setting for Interrupt Source 8 
to Interrupt Source 15.  
0x0028 IRQP2  4  R/W  0x00000000  This register contains the interrupt priority setting for Interrupt Source 16 to 
Interrupt Source 21. 
0x002C RESERVED 4  R/W  0x00000000  Reserved. 
0x0030  IRQCONN  4  R/W  0x00000000  Used to enable IRQ and FIQ interrupt nesting. 
0x0034 IRQCONE 4  R/W  0x00000000  This register configures the external interrupt sources as rising edge, 
falling edge, or level triggered. 
0x0038  IRQCLRE  4  R/W  0x00000000  Used to clear an edge level triggered interrupt source. 
0x003C IRQSTAN  4  R/W  0x00000000  This register indicates the priority level of an interrupt that has just 
caused an interrupt exception. 
0x0100  FIQSTA  4  R  0x00000000  Active FIQ source. 
0x0104  FIQSIG  4  R    Current state of all FIQ sources (enabled and disabled). 
0x0108  FIQEN  4  R/W  0x00000000  Enabled FIQ sources.  
0x010C  FIQCLR  4  W    MMR to disable FIQ sources.  
0x011C  FIQVEC  4  R  0x00000000  FIQ interrupt vector. 
0x013C FIQSTAN  4  RW  0x00000000  This register indicates the priority level of an FIQ that has just caused an 
FIQ exception. 
Table 11. System Control Address Base = 0xFFFF0200 
Address  Name  Byte  Access Type  Default Value1 Description 
0x0220 Remap2  1  R/W  0x00  Remap control register.  
0x0230  RSTSTA  1  R/W  0x01  RSTSTA status MMR.  
0x0234 RSTCLR  1  W  0x00  RSTCLR  MMR  for clearing RSTSTA register. 
0x0248  RSTKEY1  1  W  0xXX  0x76 should be written to this register before writing to RSTCFG. 
0x024C RSTCFG  1  R/W  0x00  This register allows the DAC and GPIO outputs to retain state after a 
watchdog or software reset. 
0x0250  RSTKEY2  1  W  0xXX  0xB1 should be written to this register after writing to RSTCFG. 
 
1 N/A means not applicable. 
2 Updated by kernel. 
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Table 12. Timer Address Base = 0xFFFF0300 
Address  Name  Byte  Access Type  Default Value1  Description 
0x0300  T0LD  2  R/W  0x0000  Timer0 load register.  
0x0304  T0VAL  2  R  0xFFFF  Timer0 value register.  
0x0308  T0CON  2  R/W  0x0000  Timer0 control MMR.  
0x030C  T0CLRI  1  W  0xXX  Timer0 interrupt clear register.  
0x0320  T1LD  4  R/W  0x00000000  Timer1 load register.  
0x0324  T1VAL  4  R  0xFFFFFFFF  Timer1 value register 
0x0328  T1CON  4  R/W  0x00000000  Timer1 control MMR.  
0x032C  T1CLRI  1  W  0xXX  Timer1 interrupt clear register. 
0x0330  T1CAP  4  R  0x00000000  Timer1 capture register.  
0x0360  T2LD  2  R/W  0x0000  Timer2 load register.  
0x0364  T2VAL  2  R  0xFFFF  Timer2 value register.  
0x0368  T2CON  2  R/W  0x0000  Timer2 control MMR.  
0x036C  T2CLRI  1  W  0xXX  Timer2 interrupt clear register.  
1 N/A means not applicable. 
Table 13. PLL/PSM Base Address = 0xFFFF0400 
Address  Name  Byte  Access Type  Default Value1  Description 
0x0404  POWKEY1  2  W  0xXXXX  POWCON0 prewrite key. 
0x0408  POWCON0  1  R/W  0x00  Power control and core speed control register.  
0x040C  POWKEY2  2  W  0xXXXX  POWCON0 postwrite key. 
0x0410  PLLKEY1  2  W  0xXXXX  PLLCON prewrite key.  
0x0414  PLLCON  1  R/W  0x21  PLL clock source selection MMR.  
0x0418  PLLKEY2  2  W  0xXXXX  PLLCON postwrite key.  
0x0434  POWKEY3  2  W  0xXXXX  POWCON1 prewrite key. 
0x0438  POWCON1  2  R/W  0x0004  Power control and core speed control register.  
0x043C  POWKEY4  2  W  0xXXXX  POWCON1 postwrite key. 
0x0440  PSMCON  2  R/W  0x0008  Power supply monitor control register. 
0x0444  CMPCON  2  R/W  0x0000  Comparator control register. 
1 N/A means not applicable. 
Table 14. Reference Base Address = 0xFFFF0480 
Address:  0x048c 
Name:  REFCON 
Byte:  1 
Access type:  Read/write 
Default value:  0x00 
Description:  Reference control register. 
Table 15. ADC Address Base = 0xFFFF0500 
Address  Name  Byte  Access Type  Default Value  Description 
0x0500  ADCCON  2  R/W  0x0600  ADC control MMR.  
0x0504  ADCCP  1  R/W  0x00  ADC positive channel selection register. 
0x0508  ADCCN  1  R/W  0x01  ADC negative channel selection register. 
0x050C  ADCSTA  1  R  0x00  ADC status MMR.  
0x0510  ADCDAT  4  R  0x00000000  ADC data output MMR.  
0x0514  ADCRST  1  R/W  0x00  ADC reset MMR.  
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Address  Name  Byte  Access Type  Default Value  Description 
0x0530  ADCGN  2  R/W  Factory configured  ADC gain calibration MMR.  
0x0534  ADCOF  2  R/W  Factory configured  ADC offset calibration MMR. 
0x0544  TSCON  1  R/W  0x00  Temperature sensor chopping enable register. 
0x0548  TEMPREF  2  R/W  Factory configured  Temperature sensor reference value. 
Table 16. DAC Address Base = 0xFFFF0600 
Address  Name  Byte  Access Type  Default Value  Description 
0x0600  DAC0CON  1  R/W  0x00  DAC0 control MMR.  
0x0604  DAC0DAT  4  R/W  0x00000000  DAC0 data MMR.  
0x0608  DAC1CON  1  R/W  0x00  DAC1 control MMR.  
0x060C  DAC1DAT  4  R/W  0x00000000  DAC1 data MMR.  
0x0610  DAC2CON  1  R/W  0x00  DAC2 control MMR.  
0x0614  DAC2DAT  4  R/W  0x00000000  DAC2 data MMR.  
0x0618  DAC3CON  1  R/W  0x00  DAC3 control MMR.  
0x061C  DAC3DAT  4  R/W  0x00000000  DAC3 data MMR.  
0x0654  DACBCFG  1  R/W  0x00  DAC Configuration MMR 
0x0650  DACBKEY0  2  W  0x0000  DAC Key0 MMR 
0x0658  DACBKEY1  2  W  0x0000  DAC Key1 MMR 
Table 17. I
2C0 Base Address = 0XFFFF0800 
Address  Name  Byte  Access Type  Default Value  Description 
0x0800  I2C0MCON   2  R/W  0x0000  I2C0 master control register. 
0x0804  I2C0MSTA  2  R  0x0000  I2C0 master status register. 
0x0808  I2C0MRX  1  R  0x00  I2C0 master receive register. 
0x080C  I2C0MTX  1  W  0x00  I2C0 master transmit register. 
0x0810  I2C0MCNT0  2  R/W  0x0000  I2C0 master read count register. Write the number of required 
bytes into this register prior to reading from a slave device.  
0x0814  I2C0MCNT1  1  R  0x00  I2C0 master current read count register. This register contains the 
number of bytes already received during a read from slave sequence. 
0x0818  I2C0ADR0  1  R/W  0x00  I2C0 address byte register. Write the required slave address in here 
prior to communications. 
0x081C  I2C0ADR1  1  R/W  0x00  I2C0 address byte register. Write the required slave address in here 
prior to communications. Used in 10-bit mode only. 
0x0824  I2C0DIV  2  R/W  0x1F1F  I2C0 clock control register. Used to configure the SCL frequency. 
0x0828  I2C0SCON   2  R/W  0x0000  I2C0 slave control register. 
0x082C  I2C0SSTA  2  R/W  0x0000  I2C0 slave status register. 
0x0830  I2C0SRX  1  R  0x00  I2C0 slave receive register. 
0x0834  I2C0STX  1  W  0x00  I2C0 slave transmit register. 
0x0838  I2C0ALT  1  R/W  0x00  I2C0 hardware general call recognition register. 
0x083C  I2C0ID0  1  R/W  0x00  I2C0 slave ID0 register. Slave bus ID register. 
0x0840  I2C0ID1  1  R/W  0x00  I2C0 slave ID1 register. Slave bus ID register. 
0x0844  I2C0ID2  1  R/W  0x00  I2C0 slave ID2 register. Slave bus ID register. 
0x0848  I2C0ID3  1  R/W  0x00  I2C0 slave ID3 register. Slave bus ID register. 
0x084C  I2C0FSTA  2  R/W  0x0000  I2C0 FIFO status register. Used in both master and slave modes. 
Table 18. I
2C1 Base Address = 0XFFFF0900 
Address  Name  Byte  Access Type  Default Value  Description 
0x0900  I2C1MCON   2  R/W  0x0000  I2C1 master control register. 
0x0904  I2C1MSTA  2  R  0x0000  I2C1 master status register. 
0x0908  I2C1MRX  1  R  0x00  I2C1 master receive register. 
0x090C  I2C1MTX  1  W  0x00  I2C1 master transmit register. 
0x0910  I2C1MCNT0  2  R/W  0x0000  I2C1 master read count register. Write the number of required bytes 
into this register prior to reading from a slave device.  
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Address  Name  Byte  Access Type  Default Value  Description 
0x0914  I2C1MCNT1  1  R  0x00  I2C1 master current read count register. This register contains the 
number of bytes already received during a read from slave sequence. 
0x0918  I2C1ADR0  1  R/W  0x00  I2C1 address byte register. Write the required slave address in here 
prior to communications. 
0x091C  I2C1ADR1  1  R/W  0x00  I2C1 address byte register. Write the required slave address in here 
prior to communications. Used in 10-bit mode only. 
0x0924  I2C1DIV  2  R/W  0x1F1F  I2C1 clock control register. Used to configure the SCL frequency. 
0x0928  I2C1SCON   2  R/W  0x0000  I2C1 slave control register. 
0x092C  I2C1SSTA  2  R/W  0x0000  I2C1 slave status register. 
0x0930  I2C1SRX  1  R  0x00  I2C1 slave receive register. 
0x0934  I2C1STX  1  W  0x00  I2C1 slave transmit register. 
0x0938  I2C1ALT  1  R/W  0x00  I2C1 hardware general call recognition register. 
0x093C  I2C1ID0  1  R/W  0x00  I2C1 slave ID0 register. Slave bus ID register. 
0x0940  I2C1ID1  1  R/W  0x00  I2C1 slave ID1 register. Slave bus ID register. 
0x0944  I2C1ID2  1  R/W  0x00  I2C1 slave ID2 register. Slave bus ID register. 
0x0948  I2C1ID3  1  R/W  0x00  I2C1 slave ID3 register. Slave bus ID register. 
0x094C  I2C1FSTA  2  R/W  0x0000  I2C1 FIFO status register. Used in both master and slave modes. 
Table 19. SPI Base Address = 0xFFFF0A00 
Address  Name  Byte  Access Type  Default Value  Description 
0x0A00  SPISTA  2  R  0x0000  SPI status MMR.  
0x0A04  SPIRX  1  R  0x00  SPI receive MMR.  
0x0A08  SPITX  1  W  0xXX  SPI transmit MMR.  
0x0A0C  SPIDIV  1  R/W  0x00  SPI baud rate select MMR.  
0x0A10  SPICON  2  R/W  0x0000  SPI control MMR. 
Table 20. PLA Base Address = 0XFFFF0B00 
Address  Name  Byte  Access Type  Default Value  Description 
0x0B00  PLAELM0  2  R/W  0x0000  PLA Element 0 control register. 
0x0B04  PLAELM1  2  R/W  0x0000  PLA Element 1 control register. 
0x0B08  PLAELM2  2  R/W  0x0000  PLA Element 2 control register. 
0x0B0C  PLAELM3  2  R/W  0x0000  PLA Element 3 control register. 
0x0B10  PLAELM4  2  R/W  0x0000  PLA Element 4 control register. 
0x0B14  PLAELM5  2  R/W  0x0000  PLA Element 5 control register. 
0x0B18  PLAELM6  2  R/W  0x0000  PLA Element 6 control register. 
0x0B1C  PLAELM7  2  R/W  0x0000  PLA Element 7 control register. 
0x0B20  PLAELM8  2  R/W  0x0000  PLA Element 8 control register. 
0x0B24  PLAELM9  2  R/W  0x0000  PLA Element 9 control register. 
0x0B28  PLAELM10  2  R/W  0x0000  PLA Element 10 control register. 
0x0B2C  PLAELM11  2  R/W  0x0000  PLA Element 11 control register. 
0x0B30  PLAELM12  2  R/W  0x0000  PLA Element 12 control register. 
0x0B34  PLAELM13  2  R/W  0x0000  PLA Element 13 control register. 
0x0B38  PLAELM14  2  R/W  0x0000  PLA Element 14 control register. 
0x0B3C  PLAELM15  2  R/W  0x0000  PLA Element 15 control register. 
0x0B40  PLACLK  1  R/W  0x00  PLA clock select register. 
0x0B44  PLAIRQ  4  R/W  0x00000000  PLA interrupt control register. 
0x0B48  PLAADC  4  R/W  0x00000000  PLA ADC trigger control register. 
0x0B4C  PLADIN  4  R/W  0x00000000  PLA data in register. 
0x0B50  PLADOUT  4  R  0x00000000  PLA data out register. 
0x0B54  PLALCK  1  W  0x00  PLA lock register. 
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Table 21. PWM Base Address = 0xFFFF0F80 
Address  Name  Byte  Access Type  Default Value  Description 
0x0F80  PWMCON1  2  R/W  0x0012  PWM Control Register 1. See the Pulse-Width Modulator section 
for full details. 
0x0F84  PWM0COM0  2  R/W  0x0000  Compare Register 0 for PWM Output 0 and PWM Output 1. 
0x0F88  PWM0COM1  2  R/W  0x0000  Compare Register 1 for PWM Output 0 and PWM Output 1. 
0x0F8C  PWM0COM2  2  R/W  0x0000  Compare Register 2 for PWM Output 0 and PWM Output 1. 
0x0F90  PWM0LEN  2  R/W  0x0000  Frequency control for PWM Output 0 and PWM Output 1. 
0x0F94  PWM1COM0  2  R/W  0x0000  Compare Register 0 for PWM Output 2 and PWM Output 3. 
0x0F98  PWM1COM1  2  R/W  0x0000  Compare Register 1 for PWM Output 2 and PWM Output 3. 
0x0F9C  PWM1COM2  2  R/W  0x0000  Compare Register 2 for PWM Output 2 and PWM Output 3. 
0x0FA0  PWM1LEN  2  R/W  0x0000  Frequency control for PWM Output 2 and PWM Output 3. 
0x0FA4  PWM2COM0  2  R/W  0x0000  Compare Register 0 for PWM Output 4. 
0x0FA8  PWM2COM1  2  R/W  0x0000  Compare Register 1 for PWM Output 4. 
0x0FB0  PWM2LEN  2  R/W  0x0000  Frequency control for PWM Output 4.  
0x0FB8  PWMCLRI  2  W  0x0000  PWM interrupt clear register. Writing any value to this register 
clears a PWM interrupt source. 
Table 22. GPIO Base Address = 0xFFFFF400 
Address  Name  Byte  Access Type  Default Value  Description 
0xF400  GP0CON  4  R/W  0x00001111  GPIO Port0 control MMR.  
0xF404  GP1CON  4  R/W  0x00000000  GPIO Port1 control MMR.  
0xF408  GP2CON  4  R/W  0x00000000  GPIO Port2 control MMR.  
0xF420  GP0DAT  4  R/W  0x000000XX  GPIO Port0 data control MMR.  
0xF424  GP0SET  4  W  0x000000XX  GPIO Port0 data set MMR.  
0xF428  GP0CLR  4  W  0x000000XX  GPIO Port0 data clear MMR.  
0xF42C  GP0PAR  4  R/W  0x22220000  GPIO Port0 pull-up disable MMR.  
0xF430  GP1DAT  4  R/W  0x000000XX  GPIO Port1 data control MMR.  
0xF434  GP1SET  4  W  0x000000XX  GPIO Port1 data set MMR.  
0xF438  GP1CLR  4  W  0x000000XX  GPIO Port1 data clear MMR.  
0xF43C  GP1PAR  4  R/W  0x22000022  GPIO Port1 pull-up disable MMR.  
0xF440  GP2DAT  4  R/W  0x000000XX  GPIO Port2 data control MMR.  
0xF444  GP2SET  4  W  0x000000XX  GPIO Port2 data set MMR.  
0xF448  GP2CLR  4  W  0x000000XX  GPIO Port2 data clear MMR.  
0xF44C  GP2PAR  4  R/W  0x00000000  GPIO Port2 pull-up disable MMR.  
Table 23. Flash/EE Base Address = 0xFFFFF800 
Address  Name  Byte  Access Type  Default Value  Description 
0xF800  FEESTA  1  R  0x20  Flash/EE status MMR. 
0xF804  FEEMOD  2  R/W  0x0000  Flash/EE control MMR. 
0xF808  FEECON  1  R/W  0x07  Flash/EE control MMR. 
0xF80C  FEEDAT  2  R/W  0xXXXX  Flash/EE data MMR.  
0xF810  FEEADR  2  R/W  0x0000  Flash/EE address MMR.  
0xF818  FEESIGN  3  R  0xFFFFFF  Flash/EE LFSR MMR.  
0xF81C  FEEPRO  4  R/W  0x00000000  Flash/EE protection MMR.  
0xF820   FEEHIDE  4  R/W  0xFFFFFFFF  Flash/EE protection MMR. 
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ADC CIRCUIT OVERVIEW 
The analog-to-digital converter (ADC) incorporates a fast, 
multichannel, 12-bit ADC. It can operate from 2.7 V to 3.6 V 
supplies and is capable of providing a throughput of up to 
1 MSPS when the clock source is 41.78 MHz. This block 
provides the user with a multichannel multiplexer, a differential 
track-and-hold, an on-chip reference, and an ADC.  
The ADC consists of a 12-bit successive approximation 
converter based around two capacitor DACs. Depending on the 
input signal configuration, the ADC can operate in one of two 
different modes: fully differential mode (for small and balanced 
signals) or single-ended mode (for any single-ended signals). 
The converter accepts an analog input range of 0 V to VREF when 
operating in single-ended mode. In fully differential mode, the 
input signal must be balanced around a common-mode voltage 
(VCM) in the 0 V to AVDD range with a maximum amplitude of 
2 VREF (see Figure 19). 
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Figure 19. Examples of Balanced Signals in Fully Differential Mode 
A high precision, low drift, factory calibrated, 2.5 V reference is 
provided on chip. An external reference can also be connected as 
described later in the Band Gap Reference section. 
Single or continuous conversion modes can be initiated in the 
software. An external CONVSTART pin, an output generated from 
the on-chip PLA, or a Timer0 or Timer1 overflow can also be 
used to generate a repetitive trigger for ADC conversions. 
A voltage output from an on-chip band gap reference propor-
tional to absolute temperature can also be routed through the 
front-end ADC multiplexer. This temperature channel can be 
selected as an ADC input. This facilitates an internal temperature 
sensor channel that measures die temperature. 
TRANSFER FUNCTION 
Single-Ended Mode 
In single-ended mode, the input range is 0 V to VREF. The 
output coding is straight binary in single-ended mode with 
1 LSB = FS/4096, or  
2.5 V/4096 = 0.61 mV, or  
610 μV when VREF = 2.5 V 
The ideal code transitions occur midway between successive 
integer LSB values (that is, 1/2 LSB, 3/2 LSB, 5/2 LSB, … ,  
FS − 3/2 LSB). The ideal input/output transfer characteristic  
is shown in Figure 20. 
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Figure 20. ADC Transfer Function in Single-Ended Mode  
Fully Differential Mode 
The amplitude of the differential signal is the difference between 
the signals applied to the VIN+ and VIN– pins (that is, VIN+ − 
VIN−). The maximum amplitude of the differential signal is, 
therefore, −VREF to +VREF p-p (that is, 2 × VREF). This is regardless of 
the common mode (CM). The common mode is the average of 
the two signals, for example, (VIN+ + VIN–)/2, and is, therefore, 
the voltage on which the two inputs are centered. This results in 
the span of each input being CM ±VREF/2. This voltage has to be 
set up externally, and its range varies with VREF (see the Driving 
the Analog Inputs section). 
The output coding is twos complement in fully differential mode 
with 1 LSB = 2 VREF/4096 or 2 × 2.5 V/4096 = 1.22 mV when 
VREF = 2.5 V. The output result is ±11 bits, but this is shifted by 
one to the right. This allows the result in the ADCDAT MMR to 
be declared as a signed integer when writing C code. The 
designed code transitions occur midway between successive 
integer LSB values (that is, 1/2 LSB, 3/2 LSB, 5/2 LSB, … , FS − 
3/2 LSB). The ideal input/output transfer characteristic is shown 
in Figure 21. 
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TYPICAL OPERATION 
When configured via the ADC control and channel selection 
registers, the ADC converts the analog input and provides a  
12-bit result in the ADC data register. 
The top four bits are the sign bits. The 12-bit result is placed 
from Bit 16 to Bit 27 as shown in Figure 22. Note that in fully 
differential mode, the result is represented in twos complement 
format. In single-ended mode, the result is represented in 
straight binary format. 
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Figure 22. ADC Result Format 
The same format is used in DACxDAT, simplifying the software. 
Current Consumption 
The ADC in standby mode, that is, powered up but not 
converting, typically consumes 640 µA. The internal reference 
adds 140 µA. During conversion, the extra current is 0.3 µA 
multiplied by the sampling frequency (in kHz). 
Timing 
Figure 23 gives details of the ADC timing. Users control the 
ADC clock speed and the number of acquisition clocks in the 
ADCCON MMR. By default, the acquisition time is eight 
clocks, and the clock divider is two. The number of extra clocks 
(such as bit trial or write) is set to 19, which gives a sampling 
rate of 774 kSPS. For conversion on the temperature sensor, set 
ADCCON = 0x37A3. When using multiple channels including 
the temperature sensor, the timing settings revert to the user-
defined settings after reading the temperature sensor channel. 
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Figure 23. ADC Timing 
MMR INTERFACE 
The ADC is controlled and configured via the eight MMRs 
described in this section. 
ADCCON Register 
Name:  ADCCON 
Address:  0xFFFF0500 
Default value:  0x0600 
Access:  Read/write 
Function:  ADCCON is an ADC control register  
that allows the programmer to enable the 
ADC peripheral, select the mode of 
operation of the ADC (either in single-
ended mode or fully differential mode), 
and select the conversion type. This MMR 
is described in Table 24. 
 
Table 24. ADCCON MMR Bit Designations 
Bit  Value  Description 
15 to 14    Reserved. 
13    Temperature sensor conversion enable. Set to 1 for temperature sensor conversions and single 
software conversions. Set to 0 for normal ADC conversions.  
12 to 10    ADC clock speed. 
  000  fADC/1. This divider is provided to obtain 1 MSPS ADC with an external clock <41.78 MHz. 
  001  fADC/2 (default value). 
  010  fADC/4. 
  011  fADC/8. 
  100  fADC/16. 
  101  fADC/32. 
9 to 8    ADC acquisition time. 
  00  2 clocks. 
  01  4 clocks. 
  10  8 clocks (default value). 
  11  16 clocks. 
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Bit  Value  Description 
7    Enable start conversion. 
    This bit is set by the user to start any type of conversion command.  
This bit is cleared by the user to disable a start conversion (clearing this bit does not stop the ADC 
when continuously converting). 
6    Reserved 
5    ADC power control. 
    This bit is set by the user to place the ADC in normal mode (the ADC must be powered up for at least  
5 μs before it converts correctly).  
This bit is cleared by the user to place the ADC in power-down mode. 
4 to 3    Conversion mode. 
  00  Single-ended mode. 
  01  Differential mode. 
  10  Reserved. 
  11  Reserved. 
2 to 0    Conversion type. 
  000  Enable CONVSTART pin as a conversion input. 
  001  Enable Timer1 as a conversion input. 
  010  Enable Timer0 as a conversion input. 
  011  Single software conversion. This bit is set to 000 after conversion (note that Bit 13 of the ADCCON 
MMR should be set before starting a single software conversion to avoid further conversions 
triggered by the CONVSTART pin). 
  100  Continuous software conversion. 
  101  PLA conversion. 
  Other  Reserved. 
ADCCP Register 
Name:  ADCCP 
Address:  0xFFFF0504 
Default value:  0x00 
Access:  Read/write 
Function:  ADCCP is an ADC positive channel 
selection register. This MMR is described in 
Table 25. 
Table 25. ADCCP MMR Bit Designation 
Bit  Value  Description 
7 to 5    Reserved. 
4 to 0    Positive channel selection bits. 
  00000  ADC0. 
  00001  ADC1. 
  00010  ADC2. 
  00011  ADC3. 
  00100  ADC4
1. 
  00101  ADC5
1. 
  00110  ADC6
1. 
  00111  ADC7
1. 
  01000  ADC8
1. 
  01001  ADC9
1. 
  01010  ADC10
1. 
  01011  Reserved. 
  01100  ADC12
1. 
  01101  Reserved 
  01110  DAC0 
  01111  DAC1 
  10000  Temperature sensor. 
  10001  AGND (self-diagnostic feature). 
  10010  Internal reference (self-diagnostic feature). 
  10011  AVDD/2. 
  Others  Reserved. 
 
1 When a selected ADC channel is shared with one GPIO, by default, this pin is 
configured with a weak pull-up resistor enabled. The pull-up resistor should 
be disabled manually in the appropriate GPxPAR register. Note the internal 
pull-up resistor on P2.0/AIN12 for 40-lead package cannot be disabled.  
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ADCCN Register 
Name:  ADCCN 
Address:  0xFFFF0508 
Default value:  0x01 
Access:  Read/write 
Function:  ADCCN is an ADC negative channel 
selection register. This MMR is described in 
Table 26. 
Table 26. ADCCN MMR Bit Designation 
Bit  Value  Description 
7 to 5    Reserved. 
4 to 0    Negative channel selection bits. 
  00000  ADC0. 
  00001  ADC1. 
  00010  ADC2. 
  00011  ADC3. 
  00100  ADC4. 
  00101  ADC5. 
  00110  ADC6. 
  00111  ADC7. 
  01000  ADC8. 
  01001  ADC9. 
  01010  ADC10. 
  01011  Reserved 
  01100  ADC12. 
  01101  Reserved 
  01110  Reserved 
  01111  DAC1. 
  10000  Temperature sensor. 
  10001  AGND (self-diagnostic feature). 
  10010  Internal reference (self-diagnostic feature). 
  10011  Reserved 
  Others  Reserved. 
 
ADCSTA Register 
Name:  ADCSTA 
Address:  0xFFFF050C 
Default Value:  0x00 
Access:  Read 
Function:  ADCSTA is an ADC status register that 
indicates when an ADC conversion result is 
ready. The ADCSTA register contains only 
one bit, ADCReady (Bit 0), representing 
the status of the ADC. This bit is set at the 
end of an ADC conversion, generating an 
ADC interrupt. It is cleared automatically 
by reading the ADCDAT MMR. When the 
ADC is performing a conversion, the status 
of the ADC can be read externally via the 
ADCBUSY pin. This pin is high during a 
conversion. When the conversion is 
finished, ADCBUSY goes back low. This 
information can be available on P0.0 (see 
the General-Purpose Input/Output section) 
if enabled in the ADCCON register. 
ADCDAT Register 
Name:  ADCDAT 
Address:  0xFFFF0510 
Default value:  0x00000000 
Access:  Read 
Function:  ADCDAT is an ADC data result register. 
Hold the 12-bit ADC result as shown in 
Figure 22. 
ADCRST Register 
Name:  ADCRST 
Address:  0xFFFF0514 
Default Value:  0x00 
Access:  Read/write 
Function:  ADCRST resets the digital interface of the 
ADC. Writing any value to this register 
resets all the ADC registers to their 
default value. 
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ADCGN Register 
Name: ADCGN 
Address: 0xFFFF0530 
Default value:  Factory configured 
Access: Read/write 
Function:  ADCGN is a 10-bit gain calibration 
register. 
ADCOF Register 
Name: ADCOF 
Address: 0xFFFF0534 
Default value:  Factory configured 
Access: Read/write 
Function:  ADCOF is a 10-bit offset calibration 
register. 
CONVERTER OPERATION 
The ADC incorporates a successive approximation (SAR) 
architecture involving a charge-sampled input stage. This 
architecture can operate in two different modes: differential  
and single-ended. 
Differential Mode 
The ADuC7023 contains a successive approximation ADC 
based on two capacitive DACs. Figure 24 and Figure 25 show 
simplified schematics of the ADC in acquisition and conversion 
phase, respectively. The ADC is comprised of control logic, a 
SAR, and two capacitive DACs. In Figure 24 (the acquisition 
phase), SW3 is closed and SW1 and SW2 are in Position A. The 
comparator is held in a balanced condition, and the sampling 
capacitor arrays acquire the differential signal on the input. 
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Figure 24. ADC Acquisition Phase 
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Figure 25. ADC Conversion Phase 
When the ADC starts a conversion, as shown in Figure 25,  
SW3 opens, and then SW1 and SW2 move to Position B. This 
causes the comparator to become unbalanced. Both inputs are 
disconnected once the conversion begins. The control logic  
and the charge redistribution DACs are used to add and 
subtract fixed amounts of charge from the sampling capacitor 
arrays to bring the comparator back into a balanced condition. 
When the comparator is rebalanced, the conversion is complete. 
The control logic generates the ADC output code. The output 
impedances of the sources driving the VIN+ and VIN– pins must 
be matched; otherwise, the two inputs have different settling 
times, resulting in errors. 
Single-Ended Mode 
In single-ended mode, SW2 is always connected internally to 
ground. The VIN− pin can be floating. The input signal range on 
VIN+ is 0 V to VREF. 
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Figure 26. ADC in Single-Ended Mode 
Analog Input Structure 
Figure 27 shows the equivalent circuit of the analog input structure 
of the ADC. The four diodes provide ESD protection for the analog 
inputs. Care must be taken to ensure that the analog input signals 
never exceed the supply rails by more than 300 mV; this causes 
these diodes to become forward-biased and start conducting 
into the substrate. These diodes can conduct up to 10 mA 
without causing irreversible damage to the part. 
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The C1 capacitors in Figure 27 are typically 4 pF and can be 
primarily attributed to pin capacitance. The resistors are 
lumped components made up of the on resistance of the 
switches. The value of these resistors is typically about 100 Ω. 
The C2 capacitors are the ADC sampling capacitors and 
typically have a capacitance of 16 pF. 
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Figure 27. Equivalent Analog Input Circuit Conversion Phase: Switches Open, 
Track Phase: Switches Closed 
For ac applications, removing high frequency components from 
the analog input signal is recommended by using an RC low-
pass filter on the relevant analog input pins. In applications 
where harmonic distortion and signal-to-noise ratio are critical, 
the analog input should be driven from a low impedance 
source. Large source impedances significantly affect the ac 
performance of the ADC. This can necessitate the use of an 
input buffer amplifier. The choice of the op amp is a function of 
the particular application. Figure 28 and Figure 29 give an 
example of an ADC front end. 
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Figure 28. Buffering Single-Ended Differential Input 
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Figure 29. Buffering Differential Inputs 
When no amplifier is used to drive the analog input, limit the 
source impedance to values lower than 1 kΩ. The maximum 
source impedance depends on the amount of total harmonic 
distortion (THD) that can be tolerated. The THD increases as 
the source impedance increases and the performance degrades. 
DRIVING THE ANALOG INPUTS 
Internal or external references can be used for the ADC. When 
operating in differential mode, there are restrictions on the 
common-mode input signal (VCM), which is dependent upon 
the reference value and supply voltage used to ensure that the 
signal remains within the supply rails. Table 27 gives some 
calculated VCM minimum and VCM maximum values. 
Table 27. VCM Ranges 
AVDD  VREF  VCM Min  VCM Max  Signal Peak-to-Peak 
3.3 V  2.5 V  1.25 V  2.05 V  2.5 V 
2.048 V  1.024 V  2.276 V  2.048 V 
1.25 V  0.75 V  2.55 V  1.25 V 
3.0 V  2.5 V  1.25 V  1.75 V  2.5 V 
2.048 V  1.024 V  1.976 V  2.048 V 
1.25 V  0.75 V  2.25 V  1.25 V 
CALIBRATION 
By default, the factory-set values written to the ADC offset 
(ADCOF) and gain coefficient registers (ADCGN) yield 
optimum performance in terms of endpoint errors and linearity 
for standalone operation of the part (see the Specifications 
section). If system calibration is required, it is possible to 
modify the default offset and gain coefficients to improve 
endpoint errors, but note that any modification to the factory-
set ADCOF and ADCGN values can degrade ADC linearity 
performance. 
For system offset error correction, the ADC channel input stage 
must be tied to AGND. A continuous software ADC conversion 
loop must be implemented by modifying the value in ADCOF until 
the ADC result (ADCDAT) reads Code 0 to Code 1. If the 
ADCDAT value is greater than 1, ADCOF should be decremented 
until ADCDAT reads Code 0 to Code 1. Offset error correction 
is done digitally and has a resolution of 0.25 LSB and a range of 
±3.125% of VREF. 
For system gain error correction, the ADC channel input  
stage must be tied to VREF. A continuous software ADC 
conversion loop must be implemented to modify the value  
in ADCGN until the ADCDAT reads Code 4094 to Code 4095. 
If the ADCDAT value is less than 4094, ADCGN should be 
incremented until ADCDAT reads Code 4094 to Code 4095. 
Similar to the offset calibration, the gain calibration resolution 
is 0.25 LSB with a range of ±3% of VREF. 
TEMPERATURE SENSOR 
The ADuC7023 provides a voltage output from an on-chip 
band gap reference that is proportional to absolute temperature. 
This voltage output can also be routed through the front-end 
ADC multiplexer (effectively an additional ADC channel 
input), facilitating an internal temperature sensor channel, 
measuring die temperature.  
An ADC temperature sensor conversion differs from a standard 
ADC voltage. The ADC performance specifications do not 
apply to the temperature sensor. 
Chopping of the internal amplifier should be enabled using the 
TSCON register. To enable this mode, the user must set Bit 0 of 
TSCON. The user must also take two consecutive ADC readings 
and average them in this mode. 
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The ADCCON register must be configured to 0x37A3. 
To calculate die temperature use the following formula: 
T − TREF = (VADC − VTREF) × K  
where: 
T is the temperature result. 
TREF is 25°C. 
VADC is the average ADC result from two consecutive 
conversions. 
VTREF is 1369 mV, which corresponds to TREF = 25°C as 
described in Table 1.  
K is the gain of the ADC in temperature sensor mode as 
determined by characterization data, K = 0.2262°C/mV. This 
corresponds to 1/V TC specification as shown in Table 1. 
Using the default values from Table 1 and without any calibra- 
tion, this equation becomes 
T – 25°C = (VADC − 1369) × 0.2262 
where: 
VADC is in millivolts. 
For increased accuracy, perform a single point calibration at a 
controlled temperature value.  
For the calculation shown without calibration, (TREF, VTREF) = 
(25°C, 1369 mV). The idea of a single point calibration is to use 
other known (TREF, VTREF) values to replace the common (25°C, 
1369 mV) for every part.  
For some users, it is not possible to get such a known pair. For 
these cases, an ADuC7023 comes with a single point calibration 
value loaded in the TEMPREF register. For more details on this 
register, see the TEMPREF Register section.  
During production testing of the ADuC7023, the TEMPREF 
register is loaded with an offset adjustment factor. Each part 
will have a different value in the TEMPREF register. Using this 
single point calibration, use the same formula as shown: 
T − TREF = (VADC − VTREF) × K  
where: 
TREF is 27°C when using the TEMPREF register method, but is 
not guaranteed. 
TTREF can be calculated using the TEMPREF register. 
TSCON Register 
Name:  TSCON 
Address:  0xFFFF0544 
Default value:  0x00 
Access:  Read/write 
 
 
 
Table 28. TSCON MMR Bit Designations 
Bit  Description 
7 to 1  Reserved. 
0  Temperature sensor chop enable bit. 
  This bit is set to 1 to enable chopping of the internal 
amplifier to the ADC. 
  This bit is cleared to disable chopping. 
  This bit is cleared by default. 
TEMPREF Register 
Name:  TEMPREF 
Address:  0xFFFF0548 
Default value:  Factory configured 
Access:  Read/write 
Table 29. TEMPREF MMR Bit Designations 
Bit  Description 
15 to 9  Reserved. 
8  Temperature reference voltage sign. 
7 to 0  Temperature sensor offset calibration voltage. 
To calculate the VTREF from the TEMPREF register, 
perform the following calculation: 
 
If TEMPREF sign negative, subtract TEMPREF from 2292 
 
CTREF = 2292 − TEMPREF[7:0] 
where TEMREF[8] = 1. 
 
or 
If TEMREF sign positive, add TEMPREF to 2292 
CTREF = TEMPREF[7:0] + 2292 
where: 
TEMPREF[8] = 0. 
 
Then,  
VTREF = (CTREF × VREF)/4096 × 1000 
where:  
CTREF is calculated as above. 
VREF is 2.5 V, internal reference voltage. 
 
Insert VTREF into 
T – TREF = (VADC – VTREF) × K 
where: 
TREF is 27°C, when using TEMREF register. 
VADC is the average ADC result from two 
consecutive conversions. 
VTREF is calculated as above. 
Note that ADC code value 2292 is a default value when 
using the TEMREF register. It is not an exact value and 
must only be used with the TEMPREF register. 
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BAND GAP REFERENCE 
The ADuC7023 provides an on-chip band gap reference of  
2.5 V, which can be used for the ADC and DAC. This internal 
reference also appears on the VREF pin. When using the internal 
reference, a 0.47 µF capacitor must be connected from the external 
VREF pin to AGND to ensure stability and fast response during 
ADC conversions. This reference can also be connected to an 
external pin (VREF) and used as a reference for other circuits in 
the system.  
An external buffer is required because of the low drive capability 
of the VREF output. A programmable option also allows an 
external reference input on the VREF pin.  
REFCON Register 
Name:  REFCON 
Address:  0xFFFF048C 
Default value:  0x00 
Access:  Read/write 
Function:  The band gap reference interface consists  
of an 8-bit MMR REFCON described in  
Table 30. 
 
Table 30. REFCON MMR Bit Designations 
Bit  Description 
7 to 1  Reserved. 
0  Internal reference output enable.  
  This bit is set by the user to connect the internal 2.5 V 
reference to the VREF pin. The reference can be used 
for an external component but needs to be buffered. 
  This bit is cleared by the user to disconnect the 
reference from the VREF pin. 
To connect an external reference source to the ADuC7023, 
configure REFCON = 0x01. ADC and the DACs can be 
configured to use the same or different reference resource. 
See Table 42.  
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NONVOLATILE FLASH/EE MEMORY 
The ADuC7023 incorporates Flash/EE memory technology on 
chip to provide the user with nonvolatile, in-circuit reprogram-
mable memory space. 
Like EEPROM, flash memory can be programmed in-system at 
a byte level, although it must first be erased. The erase is performed 
in page blocks. As a result, flash memory is often and more 
correctly referred to as Flash/EE memory. 
The Flash/EE memory represents a step closer to the ideal memory 
device that includes nonvolatility, in-circuit programmability, 
high density, and low cost. Incorporated in the ADuC7023, 
Flash/EE memory technology allows the user to update program 
code space in-circuit, without needing to replace one-time 
programmable (OTP) devices at remote operating nodes. 
Each part contains a 64 kB array of Flash/EE memory. The lower 
62 kB are available to the user, and the upper 2 kB contain 
permanently embedded firmware, allowing in-circuit serial 
download. These 2 kB of embedded firmware also contain a 
power-on configuration routine that downloads factory-
calibrated coefficients to the various calibrated peripherals 
(such as ADC, temperature sensor, and band gap references). 
This 2 kB embedded firmware is hidden from user code. 
Flash/EE Memory Reliability 
The Flash/EE memory arrays on the parts are fully qualified for 
two key Flash/EE memory characteristics: Flash/EE memory 
cycling endurance and Flash/EE memory data retention. 
Endurance quantifies the ability of the Flash/EE memory to be 
cycled through many program, read, and erase cycles. A single 
endurance cycle is composed of four independent, sequential 
events, defined as: 
1.  Initial page erase sequence. 
2.  Read/verify sequence (single Flash/EE). 
3.  Byte program sequence memory. 
4.  Second read/verify sequence (endurance cycle). 
In reliability qualification, every half word (16-bit wide) location of 
the three pages (top, middle, and bottom) in the Flash/EE memory 
is cycled 10,000 times from 0x0000 to 0xFFFF. As indicated in 
Table 1, the Flash/EE memory endurance qualification is carried 
out in accordance with JEDEC Retention Lifetime Specification 
A117 over the industrial temperature range of −40° to +125°C. 
The results allow the specification of a minimum endurance 
figure over a supply temperature of 10,000 cycles. 
Retention quantifies the ability of the Flash/EE memory to retain 
its programmed data over time. Again, the parts are qualified in 
accordance with the formal JEDEC Retention Lifetime Specifi-
cation (A117) at a specific junction temperature (TJ = 85°C). As 
part of this qualification procedure, the Flash/EE memory is 
cycled to its specified endurance limit before data retention is 
characterized. This means that the Flash/EE memory is 
guaranteed to retain its data for its fully specified retention 
lifetime every time the Flash/EE memory is reprogrammed. In 
addition, note that retention lifetime, based on activation 
energy of 0.6 eV, derates with TJ as shown in Figure 30. 
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Figure 30. Flash/EE Memory Data Retention 
PROGRAMMING 
The 62 kB of Flash/EE memory can be programmed in circuit, 
using the serial download mode or the provided JTAG mode. 
Downloading (In-Circuit Programming) via I2C 
The ADuC7023 facilitates code download via the the I
2C port. 
The parts enter download mode after a reset or power cycle if 
the BM pin is pulled low through an external 1 kΩ resistor and 
Flash Addess 0x80014 = 0xFFFFFFFF. Once in download mode, 
the user can download code to the full 62 kB of Flash/EE 
memory while the device is in-circuit in its target application 
hardware. An executable PC I
2C download is provided as part 
of the development system for serial downloading via the I
2C. A 
USB to I
2C download dongle can be purchased from Analog 
Devices, Inc. This board connects to the USB port of a PC and 
to the I
2C port of the ADuC7023. The part number is USB-
I2C/LIN-CONV-Z.  
The AN-806 Application Note describes the protocol for serial 
downloading via the I
2C in more detail. 
JTAG Access 
The JTAG protocol uses the on-chip JTAG interface to facilitate 
code download and debug.  
The JTAG interface is active as long as the part is not in download 
mode; that is, the P0.0/BM pin = 0 and Address 0x80014 = 
0xFFFFFFF at reset. 
When debugging, user code must not write to the bits in 
GP0CON/GP0DAT corresponding to P0.0/P0.1/P0.2 and P0.3 
pins. If user code changes the state of any of these pins, JTAG 
debug pods are not able to connect to the ADuC7023. In case 
this happens, the user should have a function in code that can 
be called externally to mass erase the part. Alternatively, the 
user should ensure that Flash Address 0x80014 is erased to 
allow erasing of the part through the I
2C interface. 
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SECURITY 
The 62 kB of Flash/EE memory available to the user can be read 
and write protected. 
Bit 31 of the FEEPRO/FEEHIDE MMR (see Table 34) protects 
the 62 kB from being read through JTAG programming mode. 
The other 31 bits of this register protect writing to the flash 
memory. Each bit protects four pages, that is, 2 kB. Write 
protection is activated for all types of access. 
Three Levels of Protection 
Protection can be set and removed by writing directly into 
FEEHIDE MMR. This protection does not remain after reset. 
Protection can be set by writing into FEEPRO MMR. It only 
takes effect after a save protection command (0x0C) and a reset. 
The FEEPRO MMR is protected by a key to avoid direct access. 
The key is saved once and must be entered again to modify 
FEEPRO. A mass erase sets the key back to 0xFFFF but also 
erases all the user code.  
Flash can be permanently protected by using the FEEPRO 
MMR and a particular value of key: 0xDEADDEAD. Entering 
the key again to modify the FEEPRO register is not allowed. 
Sequence to Write the Key 
1.  Write the bit in FEEPRO corresponding to the page to be 
protected.  
2.  Enable key protection by setting Bit 6 of FEEMOD (Bit 5 
must equal 0). 
3.  Write a 32-bit key in FEEADR, FEEDAT. 
4.  Run the write key command 0x0C in FEECON; wait for 
the read to be successful by monitoring FEESTA. 
5.  Reset the part. 
To remove or modify the protection, the same sequence is used 
with a modified value of FEEPRO. If the key chosen is the value 
0xDEAD, the memory protection cannot be removed. Only a mass 
erase unprotects the part, but it also erases all user code. 
The sequence to write the key is illustrated in the following 
example (this protects writing Page 4 to Page 7 of the Flash): 
FEEPRO=0xFFFFFFFD;  //Protect Page 4 to  
Page 7 
FEEMOD=0x48; //Write key enable 
FEEADR=0x1234;  //16 bit key value 
FEEDAT=0x5678;  //16 bit key value 
FEECON= 0x0C;    //Write key command 
Follow the same sequence to protect the part permanently with 
FEEADR = 0xDEAD and FEEDAT = 0xDEAD. 
FLASH/EE CONTROL INTERFACE 
Serial and JTAG programming use the Flash/EE control interface, 
which includes the eight MMRs outlined in this section. 
FEESTA Register 
Name:  FEESTA 
Address:  0xFFFFF800 
Default value:  0x20 
Access:  Read 
Function:  FEESTA is a read-only register that reflects the 
status of the flash control interface as 
described in Table 31. 
 
Table 31. FEESTA MMR Bit Designations 
Bit  Description 
7 to 6  Reserved. 
5  Reserved. 
4  Reserved. 
3  Flash interrupt status bit.  
  This bit is set automatically when an interrupt occurs, that is, when a command is complete and the Flash/EE interrupt enable bit 
in the FEEMOD register is set. 
  This bit is cleared when reading FEESTA register. 
2  Flash/EE controller busy.  
  This bit is set automatically when the controller is busy. 
  This bit is cleared automatically when the controller is not busy. 
1  Command fail.  
  This bit is set automatically when a command is not completed. 
  This bit is cleared automatically when reading FEESTA register. 
0  Command pass.  
  This bit is set by the MicroConverter when a command is completed. 
  This bit is cleared automatically when reading the FEESTA register. 
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FEEMOD Register 
Name:  FEEMOD 
Address:  0xFFFFF804 
Default value:  0x0000 
Access:  Read/write 
Function:  FEEMOD sets the operating mode of the flash control interface. Table 32 shows FEEMOD MMR bit designations. 
Table 32. FEEMOD MMR Bit Designations 
Bit  Description 
15 to 9  Reserved. 
8  Reserved. Always set this bit to 0. 
7 to 5  Reserved. Always set this bit to 0 except when writing keys. See the Sequence to Write the Key section. 
4  Flash/EE interrupt enable.  
  This bit is set by the user to enable the Flash/EE interrupt. The interrupt occurs when a command is complete. 
  This bit is cleared by the user to disable the Flash/EE interrupt. 
3  Erase/write command protection.  
  This bit is set by the user to enable the erase and write commands. 
  This bit is cleared to protect the Flash/EE against erase/write command. 
2 to 0  Reserved. Always set this bit to 0. 
FEECON Register 
Name:  FEECON 
Address:  0xFFFFF808 
Default value:  0x07 
Access:  Read/write 
Function:  FEECON is an 8-bit command register. The commands are described in Table 33. 
Table 33. Command Codes in FEECON 
Code  Command  Description 
0x001  Null  Idle state. 
0x011  Single read  Load FEEDAT with the 16-bit data. Indexed by FEEADR. 
0x021  Single write  Write FEEDAT at the address pointed by FEEADR. This operation takes 50 µs. 
0x031  Erase/write  Erase the page indexed by FEEADR, and write FEEDAT at the location pointed by FEEADR. This operation takes 
approximately 24 ms.  
0x041  Single verify  Compare the contents of the location pointed by FEEADR to the data in FEEDAT. The result of the comparison is 
returned in FEESTA Bit 1. 
0x051  Single erase  Erase the page indexed by FEEADR. 
0x061  Mass erase  Erase 62 kB of user space. The 2 kB of kernel are protected. This operation takes 2.48 sec. To prevent accidental 
execution, a command sequence is required to execute this instruction. See the Command Sequence for 
Executing a Mass Erase section. 
0x07  Reserved  Reserved. 
0x08  Reserved  Reserved. 
0x09  Reserved  Reserved. 
0x0A  Reserved  Reserved. 
0x0B  Signature  Give a signature of the 64 kB of Flash/EE in the 24-bit FEESIGN MMR. This operation takes 32,778 clock cycles. 
0x0C  Protect  This command can run one time only. The value of FEEPRO is saved and removed only with a mass erase (0x06) or  
the key (FEEADR/FEEDAT). 
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Code  Command  Description 
0x0D  Reserved  Reserved. 
0x0E  Reserved  Reserved. 
0x0F  Ping  No operation; interrupt generated. 
 
1 The FEECON register always reads 0x07 immediately after execution of any of these commands. 
FEEDAT Register 
Name:  FEEDAT 
Address:  0xFFFFF80C 
Default value:  0xXXXX 
Access:  Read/write 
Function:  FEEDAT is a 16-bit data register. 
FEEADR Register 
Name:  FEEADR 
Address:  0xFFFFF810 
Default value:  0x0000 
Access:  Read/write 
Function:  FEEADR is another 16-bit address register. 
FEESIGN Register 
Name:  FEESIGN 
Address:  0xFFFFF818 
Default value:  0xFFFFFF 
Access:  Read 
Function:  FEESIGN is a 24-bit code signature. 
 
 
 
 
 
 
 
 
 
 
 
 
FEEPRO Register 
Name:  FEEPRO 
Address:  0xFFFFF81C 
Default value:  0x00000000 
Access:  Read/write 
Function:  FEEPRO MMR provides protection following a 
subsequent reset of the MMR. It requires a 
software key (see Table 34). 
FEEHIDE Register 
Name:  FEEHIDE 
Address:  0xFFFFF820 
Default value:  0xFFFFFFFF 
Access:  Read/write 
Function:  FEEHIDE MMR provides immediate 
protection. It does not require any software 
key. The protection settings in FEEHIDE are 
cleared by a reset (see Table 34). 
Table 34. FEEPRO and FEEHIDE MMR Bit Designations 
Bit  Description 
31  Read protection.  
  This bit is cleared by the user to protect the code 
  This bit is set by the user to allow reading the code. 
30 to 0  Write protection for Page 123 to Page 120, Page 119 to 
Page 116, and Page 0 to Page 3. 
  This bit is cleared by the user to protect the pages in 
writing. 
  This bit is set by the user to allow writing the pages. 
Command Sequence for Executing a Mass Erase 
FEEDAT = 0x3CFF; 
FEEADR = 0xFFC3; 
FEEMOD = FEEMOD|0x8;  //Erase key enable 
FEECON = 0x06;    //Mass erase 
command 
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EXECUTION TIME FROM SRAM AND FLASH/EE 
Execution from SRAM 
Fetching instructions from SRAM takes one clock cycle because 
the access time of the SRAM is 2 ns, and a clock cycle is 22 ns 
minimum. However, if the instruction involves reading or 
writing data to memory, one extra cycle must be added if the 
data is in SRAM (or three cycles if the data is in Flash/EE); one 
cycle to execute the instruction and two cycles to obtain the  
32-bit data from Flash/EE. A control flow instruction (a branch 
instruction, for example) takes one cycle to fetch but also takes 
two cycles to fill the pipeline with the new instructions. 
Execution from Flash/EE 
Because the Flash/EE width is 16 bits and the access time for 
16-bit words is 22 ns, execution from Flash/EE cannot be 
completed in one cycle (as can be done from SRAM when the 
CD bit = 0). Also, some dead times are needed before accessing 
data for any value of CD bits. 
In ARM mode, where instructions are 32 bits, two cycles are 
needed to fetch any instruction when CD = 0. In thumb mode, 
where instructions are 16 bits, one cycle is needed to fetch any 
instruction.  
Timing is identical in both modes when executing instructions 
that involve using the Flash/EE for data memory. If the instruction 
to be executed is a control flow instruction, an extra cycle is 
needed to decode the new address of the program counter, and 
then four cycles are needed to fill the pipeline. A data processing 
instruction involving only the core register does not require any 
extra clock cycles. However, if it involves data in Flash/EE, an 
extra clock cycle is needed to decode the address of the data, 
and two cycles are needed to get the 32-bit data from Flash/EE. 
An extra cycle must also be added before fetching another 
instruction. Data transfer instructions are more complex and 
are summarized in Table 35. 
Table 35. Execution Cycles in ARM/Thumb Mode 
Instructions 
Fetch 
Cycles 
Dead 
Time  Data Access 
Dead 
Time 
LD1  2/1  1  2  1 
LDH  2/1  1  1  1 
LDM/PUSH  2/1  N2  2 × N2  N1 
STR1  2/1  1  2 × 20 ns  1 
STRH  2/1  1  20 ns  1 
STRM/POP  2/1  N1  2 × N × 20 ns1  N1 
1 The SWAP instruction combines an LD and STR instruction with only one 
fetch, giving a total of eight cycles + 40 ns. 
2 N is the number of data to load or store in the multiple load/store instruction 
(1 < N ≤ 16). 
 
 
 
 
 
RESET AND REMAP 
The ARM exception vectors are all situated at the bottom of the 
memory array, from Address 0x00000000 to Address 0x00000020 
as shown in Figure 31.  
0
8
6
7
5
-
0
2
5
KERNEL
INTERRUPT
SERVICE ROUTINES
INTERRUPT
SERVICE ROUTINES
ARM EXCEPTION
VECTOR ADDRESSES
0x00000020
0x00011FFF
0x0008FFFF
0xFFFFFFFF
FLASH/EE
SRAM
MIRROR SPACE
0x00000000 0x00000000
0x00010000
0x00080000
 
Figure 31. Remap for Exception Execution 
By default, and after any reset, the Flash/EE is mirrored at the 
bottom of the memory array. The remap function allows the 
programmer to mirror the SRAM at the bottom of the memory 
array, which facilitates execution of exception routines from 
SRAM instead of from Flash/EE. This means exceptions are 
executed twice as fast, being executed in 32-bit ARM mode with 
32-bit wide SRAM instead of 16-bit wide Flash/EE memory. 
Remap Operation 
When a reset occurs on the ADuC7023, execution automatically 
starts in factory programmed, internal configuration code. This 
kernel is hidden and cannot be accessed by user code. If the part is 
in normal mode (BM pin is high), it executes the power-on 
configuration routine of the kernel and then jumps to the reset 
vector address, 0x00000000, to execute the reset exception 
routine of the user. 
Because the Flash/EE is mirrored at the bottom of the memory 
array at reset, the reset interrupt routine must always be written 
in Flash/EE. 
The remap is done from Flash/EE by setting Bit 0 of the Remap 
register. Caution must be taken to execute this command from 
Flash/EE above Address 0x00080020, and not from the bottom 
of the array because this is replaced by the SRAM. 
This operation is reversible. The Flash/EE can be remapped at 
Address 0x00000000 by clearing Bit 0 of the Remap MMR. 
Caution must again be taken to execute the remap function 
from outside the mirrored area. Any type of reset remaps the 
Flash/EE memory at the bottom of the array.  
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REMAP Register 
Name:  REMAP 
Address:  0xFFFF0220 
Default value:  0x00 
Access:  Read/write 
Table 36. REMAP MMR Bit Designations 
Bit  Name  Description 
7 to 5    Reserved. 
4    Read-only bit. Indicates the size of the 
Flash/EE memory available. If this bit is set, 
only 32 kB of Flash/EE memory is available. 
3    Read-only bit. Indicates the size of the 
SRAM memory available. If this bit is set, 
only 4 kB of SRAM is available. 
2 to 1  JTAFO  Read only bits. See the P0.0/BM description 
for further details. The kernel sets these 
bits to [11] if BM = 0 and 0x80014 ≠ 
0xFFFFFFFF at reset. 
    If these bits are set to [00], then P0.1/P0.2/ 
P0.3 are configured as JTAG pins. P0.1/P0.2 
cannot be used as GPIO. P0.3 can be used 
as GPIO, but this disables JTAG access. 
    If these bits are set to [1x], then P0.1/P0.2/ 
P0.3 are configured as GPIO pins. P0.1/P0.2/ 
P0.3 can also be used as JTAG, but JTAG 
access is disabled if they are used as GPIO. 
    These bits are configured by the kernel 
after any reset sequence and depend on 
the state of P0.0 and the value at Address 
0x80014 during the last reset sequence. 
0  Remap  Remap bit.  
    This bit is set by the user to remap the 
SRAM to Address 0x00000000. 
    This bit is cleared automatically after reset 
to remap the Flash/EE memory to Address 
0x00000000. 
Reset Operation 
There are four kinds of reset: external, power-on, watchdog 
expiration, and software force. The RSTSTA register indicates 
the source of the last reset, and RSTCLR allows clearing of the 
RSTSTA register. These registers can be used during a reset 
exception service routine to identify the source of the reset. If 
RSTSTA is null, the reset is external. 
The RSTCFG register allows different peripherals to retain their 
state after a watchdog or software reset. 
 
 
 
 
RSTSTA Register 
Name:  RSTSTA 
Address:  0xFFFF0230 
Default value:  0x01 
Access:  Read/write 
Table 37. RSTSTA MMR Bit Designations 
Bit  Description 
7 to 3  Reserved. 
2  Software reset.  
  This bit is set by the user to force a software reset. 
  This bit is cleared by setting the corresponding bit 
in RSTCLR. 
1  Watchdog timeout.  
  This bit is set automatically when a watchdog 
timeout occurs. 
  This bit is cleared by setting the corresponding bit 
in RSTCLR. 
0  Power-on reset.  
  This bit is set automatically when a power-on reset 
occurs. 
  This bit is cleared by setting the corresponding bit 
in RSTCLR. 
RSTCLR Register 
Name:  RSTCLR 
Address:  0xFFFF0234 
Default value:  0x00 
Access:  Write 
Function:  Note that to clear the RSTSTA register, users 
must write the Value 0x07 to the RSTCLR 
register. 
RSTCFG Register 
Name:  RSTCFG  
Address:  0xFFFF024C 
Default value:  0x00 
Access:  Read/write 
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Table 38. RSTCFG MMR Bit Designations 
Bit  Description 
7 to 3  Reserved. Always set to 0. 
2  This bit is set to 1 to configure the DAC outputs to retain 
their state after a watchdog or software reset. 
  This bit is cleared for the DAC pins and registers to 
return to their default state. 
1  Reserved. Always set to 0. 
0  This bit is set to 1 to configure the GPIO pins to retain 
their state after a watchdog or software reset. 
  This bit is cleared for the GPIO pins and registers to 
return to their default state. 
RSTKEY1 Register 
Name:  RSTKEY1 
Address:  0xFFFF0248 
Default value:  0xXX 
Access  Write 
RSTKEY2Register 
Name:  RSTKEY2 
Address:  0xFFFF0250 
Default value:  0xXX 
Access:  Write 
Table 39. RSTCFG Write Sequence 
Name  Code 
RSTKEY1  0x76 
RSTCFG   User value 
RSTKEY2  0xB1 
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OTHER ANALOG PERIPHERALS 
DAC 
The ADuC7023 incorporates four, 12-bit voltage output DACs 
on chip. Each DAC has a rail-to-rail voltage output buffer 
capable of driving 5 kΩ/100 pF. 
Each DAC has two selectable ranges: 0 V to VREF (internal band 
gap 2.5 V reference) and 0 V to AVDD.  
The signal range is 0 V to AVDD. 
By setting RSTCFG Bit 2, the DAC output pins can retain their 
state during a watchdog or software reset. 
MMRs Interface 
Each DAC is independently configurable through a control 
register and a data register. These two registers are identical for 
the four DACs. Only DAC0CON (see Table 40) and DAC0DAT 
(see Table 41) are described in detail in this section. 
DACxCON Registers 
Name   Address  Default Value  Access 
DAC0CON  0xFFFF0600  0x00  R/W 
DAC1CON  0xFFFF0608  0x00  R/W 
DAC2CON  0xFFFF0610  0x00  R/W 
DAC3CON  0xFFFF0618  0x00  R/W 
Table 40. DAC0CON MMR Bit Designations 
Bit  Value  Name  Description 
7      Reserved. 
6    DACBY  This bit is set to bypass the DAC 
output buffer. 
      This bit is cleared to enable the 
DAC output buffer. 
5    DACCLK  DAC update rate.  
      This bit is set by the user to update 
the DAC using Timer1. 
      This bit is cleared by the user to 
update the DAC using HCLK (core 
clock). 
4    DACCLR  DAC clear bit.  
      This bit is set by the user to enable 
normal DAC operation. 
      This bit is cleared by the user to 
reset data register of the DAC to 0. 
3      Reserved. This bit remains at 0. 
2      Reserved. This bit remains at 0. 
1 to 0      DAC range bits. 
  00    Power-down mode. The DAC 
output is in tristate. 
  01    Reserved. 
  10    0 V to VREF (2.5 V) range. 
  11    0 V to AVDD range. 
 
 
 
DACxDAT Registers 
Name   Address  Default Value  Access 
DAC0DAT  0xFFFF0604  0x00000000  R/W 
DAC1DAT  0xFFFF060C  0x00000000  R/W 
DAC2DAT  0xFFFF0614  0x00000000  R/W 
DAC3DAT  0xFFFF061C  0x00000000  R/W 
Table 41. DAC0DAT MMR Bit Designations 
Bit  Description 
31 to 28  Reserved. 
27 to 16  12-bit data for DAC0. 
15 to 0  Reserved. 
Using the DACs 
The on-chip DAC architecture consists of a resistor string DAC 
followed by an output buffer amplifier. The functional equivalent 
is shown in Figure 32. 
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Figure 32. DAC Structure 
As illustrated in Figure 32, the reference source for each DAC  
is user-selectable in software. It can be either AVDD or VREF. In  
0-to-AVDD mode, the DAC output transfer function spans from  
0 V to the voltage at the AVDD pin. In 0-to-VREF mode, the DAC 
output transfer function spans from 0 V to the internal 2.5 V 
reference, VREF.  
The DAC output buffer amplifier features a true, rail-to-rail 
output stage implementation. This means that when unloaded, 
each output is capable of swinging to within less than 5 mV of 
both AVDD and ground. Moreover, the DAC linearity specification 
(when driving a 5 kΩ resistive load to ground) is guaranteed 
through the full transfer function except Code 0 to Code 100, 
and, in 0-to-AVDD mode only, Code 3995 to Code 4095.  
Linearity degradation near ground and VDD is caused by saturation 
of the output amplifier, and a general representation of its effects 
(neglecting offset and gain error) is illustrated in Figure 33. The 
dotted line in Figure 33 indicates the ideal transfer function, and 
the solid line represents what the transfer function may look like 
with endpoint nonlinearities due to saturation of the output 
amplifier. Figure 33 represents a transfer function in 0-to-AVDD 
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mode only. In 0-to-VREF mode (with VREF < AVDD), the lower 
nonlinearity is similar. However, the upper portion of the transfer 
function follows the ideal line right to the end (VREF in this case, 
not AVDD), showing no signs of endpoint linearity errors. 
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Figure 33. Endpoint Nonlinearities Due to Amplifier Saturation 
The endpoint nonlinearities conceptually illustrated in Figure 33 
get worse as a function of output loading. Most of the ADuC7023 
data sheet specifications assume a 5 kΩ resistive load to ground 
at the DAC output. As the output is forced to source or sink more 
current, the nonlinear regions at the top or bottom of Figure 33 
become larger, respectively. With larger current demands, this 
can significantly limit output voltage swing. 
References to ADC and the DACs 
ADC and DACs can be configured to use internal VREF or an 
external reference as a reference source. Internal VREF must 
work with an external 0.47 µF capacitor. Note that if an external 
reference is used, the DACs will no longer meet offset and gain 
specifications. If an external reference is required for the ADC, 
then the DACs should be configured to use the 0 to AVDD range. 
Table 42. Reference Source Selection for ADC and DAC 
REFCON Bit 0  DACxCON[1:0]  Description 
0  00  ADC works with external 
reference. DACs power down. 
0  01  Reserved. 
0  10  Reserved. 
0  11  ADC works with external 
reference. DACs work with 
internal AVDD. 
1  00  ADC works with internal 
VREF. DACs power down. 
1  01  ADC and DACs work with an 
external reference. The 
external reference must be 
capable of overdriving the 
internal reference. 
1  10  ADC and DACs work with 
internal VREF. 
1  11  ADC works with internal VREF. 
DACs work with internal AVDD. 
 
Configuring DAC Buffers in Op Amp Mode 
In op amp mode, the DAC output buffers are used as an op amp 
with the DAC itself disabled. 
If DACBCFG Bit 0 is set, ADC0 is the positive input to the op 
amp, ADC1 is the negative input, and DAC0 is the output. In 
this mode, the DAC should be powered down by clearing Bit 0 
and Bit 1 of DAC0CON. 
If DACBCFG Bit 1 is set, ADC2 is the positive input to the op 
amp, ADC3 is the negative input, and DAC1 is the output. In 
this mode, the DAC should be powered down by clearing Bit 0 
and Bit 1 of DAC1CON. 
If DACBCFG Bit 2 is set, ADC4 is the positive input to the op 
amp, ADC5 is the negative input, and DAC2 is the output. In 
this mode, the DAC should be powered down by clearing Bit 0 
and Bit 1 of DAC2CON. 
If DACBCFG Bit 3 is set, ADC8 is the positive input to the op 
amp, ADC9 is the negative input, and DAC3 is the output. In 
this mode, the DAC should be powered down by clearing Bit 0 
and Bit 1 of DAC3CON. 
DACBCFG Register 
Name:  DACBCFG  
Address:  0xFFFF0654 
Default value:  0x00 
Access:  Read/write 
Table 43. DACBCFG MMR Bit Designations 
Bit  Description 
7 to 4  Reserved. Always set to 0. 
3  This bit is set to 1 to configure DAC3 output 
buffer in op amp mode. 
  This bit is cleared for the DAC buffer to operate 
as normal. 
2  This bit is set to 1 to configure DAC2 output 
buffer in op amp mode. 
  This bit is cleared for the DAC buffer to operate 
as normal. 
1  This bit is set to 1 to configure DAC1 output 
buffer in op amp mode. 
  This bit is cleared for the DAC buffer to operate 
as normal. 
0  This bit is set to 1 to configure DAC0 output 
buffer in op amp mode. 
  This bit is cleared for the DAC buffer to operate 
as normal. 
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DACBKEY0 Register 
Name:  DACBKEY0 
Address:  0xFFFF0650 
Default value:  0x0000 
Access:  Write 
DACBKEY1 Register 
Name:  DACBKEY1 
Address:  0xFFFF0658 
Default value:  0x0000 
Access:  Write 
Table 44. DACBCFG Write Sequence 
Name  Code 
DACBKEY0  0x9A 
DACBCFG  User value 
DACBKEY1  0x0C 
POWER SUPPLY MONITOR 
The power supply monitor regulates the IOVDD supply on the 
ADuC7023. It indicates when the IOVDD supply pin drops 
below a supply trip point. The monitor function is controlled 
via the PSMCON register. If enabled in the IRQEN or FIQEN 
register, the monitor interrupts the core using the PSMI bit in 
the PSMCON MMR. This bit is immediately cleared when 
CMP goes high. 
This monitor function allows the user to save working registers 
to avoid possible data loss due to low supply or brownout 
conditions. It also ensures that normal code execution does not 
resume until a safe supply level has been established. 
PSMCON Register 
Name:  PSMCON 
Address:  0xFFFF0440 
Default value:  0x0008 
Access:  Read/write 
 
 
 
 
 
 
 
 
Table 45. PSMCON MMR Bit Descriptions 
Bit  Name  Description 
3  CMP  Comparator bit. This is a read-only bit that 
directly reflects the state of the comparator. 
Read 1 indicates the IOVDD supply is above its 
selected trip point, or the PSM is in power-down 
mode. Read 0 indicates the IOVDD supply is 
below its selected trip point. This bit should be 
set before leaving the interrupt service routine. 
2  TP  Trip point selection bits.  
    0 = 2.79 V. 
    1 = reserved. 
1  PSMEN  Power supply monitor enable bit.  
    This bit is set to 1 to enable the power supply 
monitor circuit. 
    This bit is cleared to 0 to disable the power 
supply monitor circuit. 
0  PSMI  Power supply monitor interrupt bit. This bit is set 
high by the MicroConverter once CMP goes low, 
indicating low I/O supply. The PSMI bit can be 
used to interrupt the processor. Once CMP 
returns high, the PSMI bit can be cleared by 
writing a 1 to this location. A 0 write has no 
effect. There is no timeout delay; PSMI can be 
immediately cleared once CMP goes high. 
COMPARATOR 
The ADuC7023 integrates voltage comparators. The positive 
input is multiplexed with ADC2, and the negative input has two 
options: ADC3 or DAC0. The output of the comparator can be 
configured to generate a system interrupt, be routed directly to 
the programmable logic array, start an ADC conversion, or be 
on an external pin, COMPOUT, as shown in Figure 34. 
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Figure 34. Comparator 
Hysteresis 
Figure 35 shows how the input offset voltage and hysteresis 
terms are defined. Input offset voltage (VOS) is the difference 
between the center of the hysteresis range and the ground level. 
This can either be positive or negative. The hysteresis voltage 
(VH) is ½ the width of the hysteresis range. 
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Figure 35. Comparator Hysteresis Transfer Function 
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Comparator Interface 
The comparator interface consists of a 16-bit MMR, CMPCON, which is described in Table 46. 
CMPCON Register 
Name:  CMPCON 
Address:  0xFFFF0444 
Default value:  0x0000 
Access:  Read/write 
Table 46. CMPCON MMR Bit Descriptions 
Bit  Value  Name  Description 
15 to 11      Reserved. 
10    CMPEN  Comparator enable bit. 
      This bit is set by the user to enable the comparator.  
      This bit is cleared by the user to disable the comparator. 
9 to 8    CMPIN  Comparator negative input select bits. 
  00    AVDD/2. 
  01    ADC3 input. 
  10    DAC0 output. 
  11    Reserved. 
7 to 6    CMPOC  Comparator output configuration bits. 
  00    Reserved. 
  01    Reserved. 
  10    Output on COMPOUT. 
  11    IRQ. 
5    CMPOL  Comparator output logic state bit. When low, the comparator output is high if the positive input (CMP0) 
is above the negative input (CMP1). When high, the comparator output is high if the positive input is 
below the negative input. 
4 to 3    CMPRES  Response time. 
  00    5 µs response time typical for large signals (2.5 V differential). 
17 µs response time typical for small signals (0.65 mV differential). 
  11    3 µs typical. 
  01/10    Reserved. 
2    CMPHYST  Comparator hysteresis bit.  
      This bit is set by the user to have a hysteresis of about 7.5 mV. 
      This bit is cleared by the user to have no hysteresis. 
1    CMPORI  Comparator output rising edge interrupt.  
      This bit is set automatically when a rising edge occurs on the monitored voltage (CMP0). 
      This bit is cleared by the user by writing a 1 to this bit. 
0    CMPOFI  Comparator output rallying edge interrupt.  
      This bit is set automatically when a falling edge occurs on the monitored voltage (CMP0). 
      This bit is cleared by user. 
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OSCILLATOR AND PLL—POWER CONTROL 
Clocking System 
Each ADuC7023 integrates a 32.768 kHz ± 3% oscillator, a clock 
divider, and a PLL. The PLL locks onto a multiple (1275) of the 
internal oscillator or an external 32.768 kHz crystal to provide a 
stable 41.78 MHz clock (UCLK) for the system. To allow power 
saving, the core can operate at this frequency, or at binary 
submultiples of it. The actual core operating frequency, UCLK/2
CD, 
is referred to as HCLK. The default core clock is the PLL clock 
divided by 8 (CD = 3) or 5.22 MHz. The core clock frequency 
can also come from an external clock on the ECLK pin as 
described in Figure 36.  
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Figure 36. Clocking System 
The selection of the clock source is in the PLLCON register. By 
default, the part uses the internal oscillator feeding the PLL. 
In noisy environments, noise can couple to the external crystal 
pins, and PLL may quickly lose lock. A PLL interrupt is provided 
in the interrupt controller. The core clock is immediately halted, 
and this interrupt is only serviced when the lock is restored. 
In case of crystal loss, use the watchdog timer. During 
initialization, a test on the RSTSTA can determine if the reset 
came from the watchdog timer. 
Power Control System 
A choice of operating modes is available on the ADuC7023. 
Table 47 describes what part is powered on in the different 
modes and indicates the power-up time. 
Table 48 gives some typical values of the total current consumption 
(analog + digital supply currents) in the different modes, 
depending on the clock divider bits. The ADC is turned off. 
Note that these values also include current consumption of the 
regulator and other parts on the test board where these values 
are measured. 
 
Table 47. Operating Modes 
Mode  Core  Peripherals  PLL  XTAL/T2/T3  IRQ0 to IRQ3  Start-Up/Power-On Time 
Active  Yes  X  X  X  X  66 ms at CD = 0 
Pause    X  X  X  X  230 ns at CD = 0; 3 µs at CD = 7 
Nap      X  X  X  283 ns at CD = 0; 3 µs at CD = 7 
Sleep        X  X  1.23 ms 
Stop          X  1.45 ms 
 
X = don’t care. 
Table 48. Typical Current Consumption at 25°C in mA 
PC[2:0]  Mode  CD = 0  CD = 1  CD = 2  CD = 3  CD = 4  CD = 5  CD = 6  CD = 7 
000  Active  28  17  12  11  9.3  7.5  7.2  7 
001  Pause  14  9  7.6  5.7  4.8  4.6  4.6  4.6 
010  Nap  5  4.5  4.5  4.5  4.5  4.5  4.5  4.5 
011  Sleep  0.23  0.23  0.23  0.23  0.23  0.23  0.23  0.23 
100  Stop  0.23  0.23  0.23  0.23  0.23  0.23  0.23  0.23 
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MMRs and Keys 
The operating mode, clocking mode, and programmable clock 
divider are controlled via three MMRs, PLLCON (see Table 49) 
and POWCONx. PLLCON controls the operating mode of the 
clock system, POWCON0 controls the core clock frequency and 
the power-down mode, POWCON1 controls the clock 
frequency to I
2C and SPI. 
To prevent accidental programming, a certain sequence has to 
be followed to write to the PLLCON and POWCONx registers. 
PLLKEY1 Register 
Name:  PLLKEY1 
Address:  0xFFFF0410 
Default value:  0xXXXX 
Access:  Write 
PLLKEY2 Register 
Name:  PLLKEY2 
Address:  0xFFFF0418 
Default value:  0xXXXX 
Access:  Write 
PLLCON Register 
Name:  PLLCON 
Address:  0xFFFF0414 
Default value:  0x21 
Access:  Read/write 
Table 49. PLLCON MMR Bit Designations 
Bit  Value  Name  Description 
7 to 6      Reserved. 
5    OSEL  32 kHz PLL input selection. This bit 
is set by the user to select the internal 
32 kHz oscillator. This bit is set by 
default. This bit is cleared by the user 
to select the external 32 kHz crystal. 
4 to 2      Reserved. 
1 to 0    MDCLK  Clocking modes. 
  00    Reserved. 
  01    PLL default configuration. 
  10    Reserved. 
  11    External clock on Pin 33 (40-lead 
LFCSP)/Pin 25 (32-lead LFCSP). 
Table 50. PLLCON Write Sequence 
Name  Code 
PLLKEY1  0xAA 
PLLCON  User value 
PLLKEY2  0x55 
POWKEY1 Register 
Name:  POWKEY1 
Address:  0xFFFF0404 
Default value:  0xXXXX 
Access:  Write 
Function:  POWKEY1 prevents accidental 
programming to POWCON0. 
POWKEY2 Register 
Name   POWKEY2 
Address  0xFFFF040C 
Default value  0xXXXX 
Access  Write 
Function:   POWKEY2 prevents accidental 
programming to POWCON0. 
POWCON0 Register 
Name:  POWCON0 
Address:  0xFFFF0408 
Default value:  0x00 
Access:  Read/write 
Table 51. POWCON0 MMR Bit Designations 
Bit  Value  Name  Description 
7      Reserved. 
6 to 4    PC  Operating modes. 
  000    Active mode. 
  001    Pause mode. 
  010    Nap. 
  011    Sleep mode. IRQ0 to IRQ3 can wake 
up the part. 
  100    Stop mode. IRQ0 to IRQ3 can wake 
up the part. 
  Others    Reserved. 
3      Reserved. 
2 to 0    CD  CPU clock divider bits. 
  000    41.78 MHz. 
  001    20.89 MHz. 
  010    10.44 MHz. 
  011    5.22 MHz. 
  100    2.61 MHz. 
  101    1.31 MHz. 
  110    653 kHz. 
  111    326 kHz. 
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Table 52. POWCON0 Write Sequence 
Name  Code 
POWKEY1  0x01 
POWCON0  User value 
POWKEY2  0xF4 
POWKEY3 Register 
Name:  POWKEY3 
Address:  0xFFFF0434 
Default value:  0xXXXX 
Access:  Write 
Function:  POWKEY3 prevents accidental 
programming to POWCON1. 
POWKEY4 Register 
Name   POWKEY4 
Address  0xFFFF043C 
Default Value  0xXXXX 
Access  Write 
Function:  POWKEY4 prevents accidental 
programming to POWCON1. 
 
POWCON1 Register 
Name:  POWCON1 
Address:  0xFFFF0438 
Default value:  0x0004 
Access:  Read/write 
Table 53. POWCON1 MMR Bit Designations 
Bit  Value  Name  Description 
15 to 9      Reserved. 
8    SPIPO  Clearing this bit powers 
down the SPI. 
7 to 6    SPICLKDIV  SPI block driving clock 
divider bits. 
  00    41.78 MHz. 
  01    20.89 MHz. 
  10    10.44 MHz. 
  11    5.22 MHz. 
5    I2C1PO  Clearing this bit powers 
down the I2C1. 
4 to 3    I2C1CLKDIV  I2C0 block driving clock 
divider bits. 
  00    41.78 MHz. 
  01    10.44 MHz. 
  10    5.22 MHz. 
  11    1.31 MHz. 
2    I2C0PO  Clearing this bit powers 
down the I2C0. 
1 to 0    I2C0CLKDIV  I2C1 block driving clock 
divider bits. 
  00    41.78 MHz. 
  01    10.44 MHz. 
  10    5.22 MHz. 
  11    1.31 MHz. 
1 Divided clock for SPI/I2C0/I2C1 must be greater than or equal to the CPU 
clock as selected by POWCON0[2:0] 
Table 54. POWCON1 Write Sequence 
Name  Code 
POWKEY3  0x76 
POWCON1  User value 
POWKEY4  0XB1 
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DIGITAL PERIPHERALS 
GENERAL-PURPOSE INPUT/OUTPUT 
The ADuC7023 provides up to 20 general-purpose, bidirectional 
I/O (GPIO) pins. All I/O pins apart from the pins shared with the 
ADC are 5 V tolerant, meaning the GPIOs support an input voltage 
of 5 V. The shared ADC pins only support an input up to AVDD.  
In general, many of the GPIO pins have multiple functions (see 
Table 55 for the pin function definitions). By default, the GPIO 
pins are configured in GPIO mode. 
All GPIO pins have an internal pull-up resistor (of about 100 kΩ) 
and their drive capability is 1.6 mA. Note that a maximum of 
20 GPIOs can drive 1.6 mA at the same time. Using the GPxPAR 
registers, it is possible to enable/disable the pull-up resistors. 
The 20 GPIOs are grouped in three ports, Port 0 to Port 2 (Port x). 
Each port is controlled by four or five MMRs. 
The input level of any GPIO can be read at any time in the 
GPxDAT MMR, even when the pin is configured in a mode 
other than GPIO. The PLA input is always active. 
When the ADuC7023 part enters a power-saving mode, the 
GPIO pins retain their state. Also note, that by setting RSTCFG 
bit 0, the GPIO pins can retain their state during a watchdog or 
software reset. 
Table 55. GPIO Pin Function Descriptions 
    Configuration 
Port  Pin  00  01  10  11 
0  P0.0
1  GPIO/BM  nTRST  ADCBUSY  PLAI[8] 
  P0.1
1,2  GPIO  TDO    PLAI[9] 
  P0.2
1,2  GPIO  TDI    PLAO[8] 
  P0.3
1  GPIO  TCK    PLAO[9] 
  P0.4  GPIO/IRQ0  SCL0  CONVSTART  PLAI[0] 
  P0.5  GPIO  SDA0  COMPOUT  PLAI[1] 
  P0.6  GPIO  MISO  SCL1
3  PLAI[2] 
  P0.7  GPIO  MOSI  SDA1
3  PLAO[0] 
1  P1.0  GPIO  SCLK  PWM0  PLAO[1] 
  P1.1  GPIO/IRQ1  SS  PWM1  PLAO[2] 
  P1.2
4  GPIO/IRQ2  ADC4  ECLK  PLAI[3] 
  P1.3  GPIO/IRQ3  ADC5    PLAI[4] 
  P1.4  GPIO  ADC10    PLAO[3] 
  P1.5  GPIO  ADC6  PWMTRIPINPUT  PLAO[4] 
  P1.6  GPIO  SCL1
5  PWM2  PLAI[5] 
  P1.7  GPIO  SDA1
5  PWM3  PLAI[6] 
2  P2.0  GPIO  ADC12  PWM4  PLAI[7] 
           
  P2.2  GPIO  ADC7  PWMsync  PLAO[6] 
  P2.3  GPIO  ADC8    PLAO[7] 
  P2.4  GPIO  ADC9    PLAI[10] 
 
1 These pins should not be used by user code when debugging the part via 
JTAG. See Table 36 for further details on how to configure these pins for 
GPIO mode. The default value of these pins depends on the level of the 
P0.0/BM pin during the last reset sequence. 
2 If the pins are configured for JTAG mode (see Table 36), then these pins 
cannot be used as GPIO. 
3 I2C1 function is only available on the 32-lead and 36-ball packages. 
4 When configured in Mode 2, P1.2 is ECLK by default, or core clock output. To 
configure it as a clock input, the MDCLK bits in PLLCON must be set to 11. 
5 I2C1 function is only available on the 40-lead package. 
GPxCON Registers 
Name   Address  Default Value  Access 
GP0CON  0xFFFFF400  0x00001111  R/W 
GP1CON  0xFFFFF404  0x00000000  R/W 
GP2CON  0xFFFFF408  0x00000000  R/W 
GPxCON are the Port x control registers, which select the 
function of each pin of Port x as described in Table 56. 
Table 56. GPxCON MMR Bit Descriptions 
Bit  Description 
31 to 30  Reserved. 
29 to 28  Select function of Px.7 pin. 
27 to 26  Reserved. 
25 to 24  Select function of Px.6 pin. 
23 to 22  Reserved. 
21 to 20  Select function of Px.5 pin. 
19 to 18  Reserved. 
17 to 16  Select function of Px.4 pin. 
15 to 14  Reserved. 
13 to 12  Select function of Px.3 pin. 
11 to 10  Reserved. 
9 to 8  Select function of Px.2 pin. 
7 to 6  Reserved. 
5 to 4  Select function of Px.1 pin. 
3 to 2  Reserved. 
1 to 0  Select function of Px.0 pin. 
GP0PAR Register 
Name   GP0PAR 
Address  0xFFFFF42C 
Default value  0x22220000 
Access  Read/write 
Function  GP0PAR programs the parameters for Port 0, 
Port 1, and Port 2. Note that the GP0DAT 
MMR must always be written after changing 
the GP0PAR MMR. 
GP1PAR Register 
Name   GP1PAR 
Address  0xFFFFF43C 
Default value  0x22000022 
Access  Read/write 
Function  GP1PAR programs the parameters for Port 0, 
Port 1, and Port 2. Note that the GP1DAT 
MMR must always be written after changing 
the GP1PAR MMR. 
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GP2PAR Register 
Name   GP2PAR 
Address  0xFFFFF44C 
Default value  0x00000000 
Access  Read/write 
Function  GP2PAR programs the parameters for Port 0, 
Port 1, and Port 2. Note that the GP2DAT 
MMR must always be written after changing 
the GP2PAR MMR. 
Table 57. GPxPAR MMR Bit Descriptions 
Bit  Description 
31  Reserved. 
30 to 29  Drive strength Px.7. 
28  Pull-up disable Px.7. 
27  Reserved. 
26 to 26  Drive strength Px.6. 
24  Pull-up disable Px.6. 
23  Reserved. 
22 to 21  Drive strength Px.5. 
20  Pull-up disable Px.5. 
19  Reserved. 
18 to 17  Drive strength Px.4. 
16  Pull-up disable Px.4. 
15  Reserved. 
14 to 13  Drive strength Px.3. 
12  Pull-up disable Px.3. 
11  Reserved. 
10 to 9  Drive strength Px.2. 
8  Pull-up disable Px.2. 
7  Reserved. 
6 to 5  Drive strength Px.1. 
4  Pull-up disable Px.1. 
3  Reserved. 
2 to 1  Drive strength Px.0. 
0  Pull-up disable Px.0. 
Table 58. GPIO Drive Strength Control Bits Descriptions 
Control Bits Value  Description 
00  Medium drive strength. 
01  Low drive strength. 
1x  High drive strength. 
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Figure 37. Programmable Strength for High Level 
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Figure 38. Programmable Strength for Low Level 
The drive strength bits can be written one time only after reset. 
More writing to related bits has no effect on changing drive 
strength. The GPIO drive strength and pull-up disable is not 
always adjustable for the GPIO port. Some control bits cannot be 
changed (see Table 59). 
Table 59. GPxPAR Control Bits Access Descriptions
1 
Bit  GP0PAR  GP1PAR  GP2PAR 
31  Reserved  Reserved  Reserved 
30 to 29  R/W  R/W  Reserved 
28  R/W  R/W  Reserved 
27  Reserved  Reserved  Reserved 
26 to 26  R/W  R/W  Reserved 
24  R/W  R/W  Reserved 
23  Reserved  Reserved  Reserved 
22 to 21  R/W  R (b00)  Reserved 
20  R/W  R/W  Reserved 
19  Reserved  Reserved  Reserved 
18 to 17  R (b00)  R (b00)  R (b00) 
16  R/W  R/W  R/W 
15  Reserved  Reserved  Reserved 
14 to 13  R (b00)  R (b00)  R (b00) 
12  R/W  R/W  R/W 
11  Reserved  Reserved  Reserved 
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Bit  GP0PAR  GP1PAR  GP2PAR 
10 to 9  R (b00)  R (b00)  R (b00) 
8  R/W  R/W  R/W 
7  Reserved  Reserved  Reserved 
6 to 5  R (b00)  R (b00)  Reserved 
4  R/W  R/W  Reserved 
3  Reserved  Reserved  Reserved 
2 to 1  R (b00)  R (b00)  R (b00) 
0  R/W  R/W  R (b0) 
 
1 When P2.0 is configured as AIN12, the internal pull-up resistor cannot be 
disabled. 
GP0DAT Register 
Name   Address  Default Value  Access 
GP0DAT  0xFFFFF420  0x000000XX  R/W 
GP1DAT  0xFFFFF430  0x000000XX  R/W 
GP2DAT  0xFFFFF440  0x000000XX  R/W 
GPxDAT are Port x configuration and data registers. They 
configure the direction of the GPIO pins of Port x, set the 
output value for the pins configured as output, and store the 
input value of the pins configured as input. 
Table 60. GPxDAT MMR Bit Descriptions 
Bit  Description 
31 to 24  Direction of the data.  
  This bit is set to 1 by the user to configure the GPIO 
pin as an output. 
  This bit is cleared to 0 by the user to configure the 
GPIO pin as an input. 
23 to 16  Port x data output. 
15 to 8  Reflect the state of Port x pins at reset (read only). 
7 to 0  Port x data input (read only). 
GP0SET Register 
Name:  GP0SET 
Address:  0xFFFFF424 
Default value:  0x000000XX 
Access:  Write 
Function:  GP0SET is a data set Port x register. 
GP1SET Register 
Name:  GP1SET 
Address:  0xFFFFF434 
Default value:  0x000000XX 
Access:  Write 
Function:  GP1SET is a data set Port x 
register. 
GP2SET Register 
Name:  GP2SET 
Address:  0xFFFFF444 
Default value:  0x000000XX 
Access:  Write 
Function:  GP2SET is a data set Port x 
register. 
Table 61. GPxSET MMR Bit Descriptions 
Bit  Description 
31 to 24  Reserved. 
23 to 16  Data port x. 
  This bit is set to 1 by the user to set bit on Port x; this 
bit also sets the corresponding bit in the GPxDAT 
MMR.  
  This bit is cleared to 0 by the user; this bit does not 
affect the data out. 
15 to 0  Reserved. 
GP0CLR Registers 
Name:  GP0CLR 
Address:  0xFFFFF428 
Default value:  0x000000XX 
Access:  Write 
Function:  GP0CLR is a data clear Port x register. 
GP1CLR Registers 
Name:  GP1CLR 
Address:  0xFFFFF438 
Default value:  0x000000XX 
Access:  Write 
Function:  GP1CLR is a data clear Port x register. 
GP2CLR Registers 
Name:  GP2CLR 
Address:  0xFFFFF448 
Default value:  0x000000XX 
Access:  Write 
Function:  GP2CLR is a data clear Port x register. 
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Table 62. GPxCLR MMR Bit Descriptions 
Bit  Description 
31 to 24  Reserved. 
23 to 16  Data port x clear bit. 
  This bit is set to 1 by the user to clear the bit on Port x; 
this bit also clears the corresponding bit in the GPxDAT 
MMR. 
  This bit is cleared to 0 by the user; this bit does not affect 
the data out. 
15 to 0  Reserved. 
SERIAL PERIPHERAL INTERFACE 
The ADuC7023 integrates a complete hardware serial peripheral 
interface (SPI) on chip. SPI is an industry standard, synchronous 
serial interface that allows eight bits of data to be synchronously 
transmitted and simultaneously received, that is, full duplex up 
to a maximum bit rate of 20 Mbps.  
The SPI port can be configured for master or slave operation and 
typically consists of four pins: MISO, MOSI, SCLK, and SPISS. 
MISO (Master In, Slave Out) Pin 
The MISO pin is configured as an input line in master mode 
and an output line in slave mode. The MISO line on the master 
(data in) should be connected to the MISO line in the slave 
device (data out). The data is transferred as byte wide (8-bit) 
serial data, MSB first. 
MOSI (Master Out, Slave In) Pin 
The MOSI pin is configured as an output line in master mode 
and an input line in slave mode. The MOSI line on the master 
(data out) should be connected to the MOSI line in the slave 
device (data in). The data is transferred as byte wide (8-bit) 
serial data, MSB first. 
SCLK (Serial Clock I/O) Pin 
The master serial clock (SCLK) synchronizes the data being 
transmitted and received through the MOSI SCLK period. 
Therefore, a byte is transmitted/received after eight SCLK 
periods. The SCLK pin is configured as an output in master 
mode and as an input in slave mode. 
In master mode, polarity and phase of the clock are controlled 
by the SPICON register, and the bit rate is defined in the 
SPIDIV register as follows: 
) 1 ( 2 SPIDIV
f
f
UCLK
CLOCK SERIAL + ×
=
 
where: 
fUCLK is the clock selected by POWCON1 Bit 7 to Bit 6. 
The maximum speed of the SPI clock is independent on the 
clock divider bits. 
In slave mode, the SPICON register must be configured with 
the phase and polarity of the expected input clock. The slave 
accepts data from an external master up to 10 Mbps. 
In both master and slave modes, data is transmitted on one edge 
of the SCLK signal and sampled on the other. Therefore, it is 
important that the polarity and phase are configured the same 
for the master and slave devices. 
SPI Chip Select (SS Input) Pin 
In SPI slave mode, a transfer is initiated by the assertion of SS, 
which is an active low input signal. The SPI port then transmits 
and receives 8-bit data until the transfer is concluded by 
deassertion of SS. In slave mode, SS is always an input. 
In SPI master mode, the SS is an active low output signal. It 
asserts itself automatically at the beginning of a transfer and 
deasserts itself upon completion.  
Configuring External Pins for SPI Functionality 
P1.1 is the slave chip select pin. In slave mode, this pin is an 
input and must be driven low by the master. In master mode, 
this pin is an output and goes low at the beginning of a transfer 
and high at the end of a transfer. 
P1.0 is the SCLK pin. 
P0.6 is the master in, slave out (MISO) pin. 
P0.7 is the master out, slave in (MOSI) pin. 
To configure these pins for SPI mode, see the General-Purpose 
Input/Output section. 
SPI Registers 
The following MMR registers control the SPI interface: SPISTA, 
SPIRX, SPITX, SPIDIV, and SPICON. 
SPI Status Register 
Name:  SPISTA 
Address:  0xFFFF0A00 
Default value:  0x0000 
Access:  Read 
Function:  This 32-bit MMR contains the status of the SPI 
interface in both master and slave modes. 
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Table 63. SPISTA MMR Bit Designations  
Bit  Name  Description 
15 to 12    Reserved bits. 
11  SPIREX  SPI Rx FIFO excess bytes present.  
This bit is set when there are more bytes in the Rx FIFO than indicated in the SPIMDE bits in SPICON. 
    This bit is cleared when the number of bytes in the FIFO is equal or less than the number in SPIMDE. 
10 to 8  SPIRXFSTA[2:0]  SPI Rx FIFO status bits. 
    [000] = Rx FIFO is empty. 
    [001] = 1 valid byte in the FIFO. 
    [010] = 2 valid byte in the FIFO. 
    [011] = 3 valid byte in the FIFO. 
    [100] = 4 valid byte in the FIFO. 
7  SPIFOF  SPI Rx FIFO overflow status bit. 
    This bit is set when the Rx FIFO is full when new data is loaded to the FIFO. This bit generates an interrupt 
except when SPIRFLH is set in SPICON. 
    This bit is cleared when the SPISTA register is read. 
6  SPIRXIRQ  SPI Rx IRQ status bit. 
    This bit is set when a receive interrupt occurs. This bit is set when SPITMDE in SPICON is cleared and the 
required number of bytes have been received. 
    This bit is cleared when the SPISTA register is read. 
5  SPITXIRQ  SPI Tx IRQ status bit. 
  This bit is set when a transmit interrupt occurs. This bit is set when SPITMDE in SPICON is set and the required 
number of bytes have been transmitted. 
  This bit is cleared when the SPISTA register is read. 
4  SPITXUF  SPI Tx FIFO underflow. 
    This bit is set when a transmit is initiated without any valid data in the Tx FIFO. This bit generates an interrupt 
except when SPITFLH is set in SPICON. 
    This bit is cleared when the SPISTA register is read. 
3 to 1  SPITXFSTA[2:0]  SPI Tx FIFO status bits. 
    [000] = Tx FIFO is empty. 
    [001] = 1 valid byte in the FIFO. 
    [010] = 2 valid byte in the FIFO. 
    [011] = 3 valid byte in the FIFO. 
    [100] = 4 valid byte in the FIFO. 
0  SPIISTA  SPI interrupt status bit. 
    This bit is set to 1 when an SPI based interrupt occurs. 
    This bit is cleared after reading SPISTA. 
 
SPIRX Register 
Name:  SPIRX 
Address:  0xFFFF0A04 
Default value:  0x00 
Access:  Read 
Function:  This 8-bit MMR is the SPI receive register. 
 
 
 
 
SPITX Register 
Name:  SPITX 
Address:  0xFFFF0A08 
Default value:  0xXX 
Access:  Write 
Function:  This 8-bit MMR is the SPI transmit register. 
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SPIDIV Register 
Name:  SPIDIV 
Address:  0xFFFF0A0C 
Default value:  0x00 
Access:  Read/write 
Function:  This 6-bit MMR is the SPI baud rate selection 
register. (Note that the maximum value of this 
MMR is 0x3F.) 
SPI Control Register 
Name:  SPICON 
Address:  0xFFFF0A10 
Default value:  0x0000 
Access:  Read/write 
Function:  This 16-bit MMR configures the SPI peripheral 
in both master and slave modes. 
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Table 64. SPICON MMR Bit Designations  
Bit  Name  Description 
15 to 
14 
SPIMDE  SPI IRQ mode bits. These bits configure when the Tx/Rx interrupts occur in a transfer. 
    [00] = Tx interrupt occurs when one byte has been transferred. Rx interrupt occurs when one or more bytes have been 
received into the FIFO. 
    [01] = Tx interrupt occurs when two bytes has been transferred. Rx interrupt occurs when two or more bytes have been 
received into the FIFO. 
    [10] = Tx interrupt occurs when three bytes has been transferred. Rx interrupt occurs when three or more bytes have 
been received into the FIFO. 
    [11] = Tx interrupt occurs when four bytes has been transferred. Rx interrupt occurs when the Rx FIFO is full or four bytes 
present. 
13  SPITFLH  SPI Tx FIFO flush enable bit. 
    This bit is set to flush the Tx FIFO. This bit does not clear itself and should be toggled if a single flush is required. 
    If this bit is left high, then either the last transmitted value or 0x00 is transmitted depending on the SPIZEN bit. 
    Any writes to the Tx FIFO are ignored while this bit is set. 
    This bit is cleared to disable Tx FIFO flushing. 
12  SPIRFLH  SPI Rx FIFO flush enable bit. 
    This bit is set to flush the Rx FIFO. This bit does not clear itself and should be toggled if a single flush is required. 
    If this bit is set, all incoming data is ignored and no interrupts are generated. 
    If set and SPITMDE = 0, a read of the Rx FIFO initiates a transfer. 
    This bit is cleared to disable Rx FIFO flushing. 
11  SPICONT  Continuous transfer enable. 
This bit is set by the user to enable continuous transfer. In master mode, the transfer continues until no valid data is available in 
the Tx register. SS is asserted and remains asserted for the duration of each 8-bit serial transfer until Tx is empty. 
This bit is cleared by the user to disable continuous transfer. Each transfer consists of a single 8-bit serial transfer. 
If valid data exists in the SPITX register, then a new transfer is initiated after a stall period of 1 serial clock cycle. 
10  SPILP  Loop back enable bit. 
    This bit is set by the user to connect MISO to MOSI and test software.  
    This bit is cleared by the user to be in normal mode. 
9  SPIOEN  Slave MISO output enable bit. 
    This bit is set for MISO to operate as normal.  
    This bit is cleared to disable the output driver on the MISO pin. The MISO pin is open-drain when this bit is clear. 
8  SPIROW  SPIRX overflow overwrite enable. 
    This bit is set by the user; the valid data in the Rx register is overwritten by the new serial byte received. 
    This bit is cleared by the user; the new serial byte received is discarded. 
7  SPIZEN  SPI transmit zeros when Tx FIFO is empty. 
    This bit is set to transmit 0x00 when there is no valid data in the Tx FIFO. 
    This bit is cleared to transmit the last transmitted value when there is no valid data in the Tx FIFO. 
6  SPITMDE  SPI transfer and interrupt mode. 
    This bit is set by the user to initiate transfer with a write to the SPITX register. Interrupt only occurs when Tx is empty. 
    This bit is cleared by the user to initiate transfer with a read of the SPIRX register. Interrupt only occurs when Rx is full. 
5  SPILF  LSB first transfer enable bit.  
    This bit is set by the user; the LSB is transmitted first. 
    This bit is cleared by the user; the MSB is transmitted first. 
4  SPIWOM  SPI wired or mode enable bit. 
    This bit is set to 1 enable open-drain data output. External pull-ups are required on data out pins. 
    This bit is cleared for normal output levels. 
3  SPICPO  Serial clock polarity mode bit. 
This bit is set by the user; the serial clock idles high. 
This bit is cleared by the user; the serial clock idles low. 
2  SPICPH  Serial clock phase mode bit. 
    This bit is set by the user; the serial clock pulses at the beginning of each serial bit transfer. 
    This bit is cleared by the user; the serial clock pulses at the end of each serial bit transfer. 
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Bit  Name  Description 
1  SPIMEN  Master mode enable bit. 
    This bit is set by the user to enable master mode. 
    This bit is cleared by the user to enable slave mode. 
0  SPIEN  SPI enable bit.  
    This bit is set by the user to enable the SPI. 
    This bit is cleared by the user to disable the SPI. 
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I2C 
The ADuC7023 incorporates two I
2C peripherals that may be 
configured as a fully I
2C-compatible I
2C bus master device or as 
a fully I
2C bus-compatible slave device. 
The two pins used for data transfer, SDA and SCL, are configured 
in a wire-AND format that allows arbitration in a multimaster 
system. These pins require external pull-up resistors. Typical 
pull-up values are between 4.7 kΩ and 10 kΩ. 
The I
2C bus peripheral address in the I
2C bus system is pro-
grammed by the user. This ID can be modified any time a 
transfer is not in progress. The user can configure the interface 
to respond to four slave addresses. 
The transfer sequence of an I
2C system consists of a master 
device initiating a transfer by generating a start condition while 
the bus is idle. The master transmits the slave device address 
and the direction of the data transfer (read or/write) during the 
initial address transfer. If the master does not lose arbitration 
and the slave acknowledges the data, transfer is initiated. This 
continues until the master issues a stop condition and the bus 
becomes idle. 
The I
2C peripheral can only be configured as a master or slave 
at any given time. The same I
2C channel cannot simultaneously 
support master and slave modes. 
The I
2C interface on the ADuC7023 includes support for 
repeated start conditions. In master mode, the ADuC7023 can 
be programmed to generate a repeated start. In slave mode, the 
ADuC7023 recognizes repeated start conditions. In master and 
slave mode, the part recognizes both 7-bit and 10-bit bus addresses. 
In I
2C master mode, the ADuC7023 supports continuous reads 
from a single slave up to 512 bytes in a single transfer sequence. 
Clock stretching is supported in both master and slave modes. 
In slave mode, the ADuC7023 can be programmed to return a 
NACK. This allows the validation of checksum bytes at the end 
of I2C transfers. Bus arbitration in master mode is supported. 
Internal and external loopback modes are supported for I
2C 
hardware testing. In loopback mode. The transmit and receive 
circuits in both master and slave mode contain 2-byte FIFOs. 
Status bits are available to the user to control these FIFOs. 
CONFIGURING EXTERNAL PINS FOR I
2C 
FUNCTIONALITY 
The I
2C pins of the ADuC7023 device are P0.4 and P0.5 for I
2C0 
and P0.6 and P0.7 for I
2C1.  
P0.4 and P0.6 are the I
2C clock signals and P0.5 and P0.7 are the 
I
2C data signals. For instance, to configure I
2C0 pins (SCL0, 
SDA0), Bit 16 and Bit 20 of the GP0CON register must be set to 
1 to enable I
2C mode. On the other hand, to configure I
2C1 pins 
(SCL1, SDA1), Bit 25 and Bit 29 of the GP0CON register must 
be set to 1 to enable I
2C mode, as shown in the GPIO section. 
I
2C1 function is available at P0.6 and P0.7 on 32-lead and 36-ball 
packages and available at P1.6 and P1.7 on 40-lead package. 
SERIAL CLOCK GENERATION 
The I
2C master in the system generates the serial clock for a 
transfer. The master channel can be configured to operate in 
fast mode (400 kHz) or standard mode (100 kHz). 
The bit rate is defined in the I2CDIV MMR as follows: 
)     (2     ) 2 ( DIVL DIVH + + +
=
UCLK
CLOCK SERIAL
f
f
  
where: 
fUCLK is the clock before the clock divider and the clock selected 
by POWCON1 Bit 4 to Bit 0. 
DIVH is the high period of the clock. 
DIVL is the low period of the clock. 
Thus, for 100 kHz operation, 
DIVH = DIVL = 0xCF  
and for 400 kHz, 
DIVH = 0x28, DIVL = 0x3C 
The I2CDIV register corresponds to DIVH:DIVL. 
I
2C BUS ADDRESSES 
Slave Mode 
In slave mode, the registers I2CxID0, I2CxID1, I2CxID2, and 
I2CxID3 contain the device IDs. The device compares the four 
I2CxIDx registers to the address byte received from the bus master. 
To be correctly addressed, the 7MSBs of either ID register must 
be identical to that of the 7MSBs of the first received address 
byte. The LSB of the ID registers (the transfer direction bit) is 
ignored in the process of address recognition. 
The ADuC7023 also supports 10-bit addressing mode. When 
Bit 1 of I2CxSCON (ADR10EN bit) is set to 1, then one 10-bit 
address is supported in slave mode and is stored in registers 
I2CxID0 and I2CxID1. The 10-bit address is derived as follows: 
I2CxID0[7:3] must be set to 11110b. 
I2CxID0[2:1] = Address Bits[9:8]. 
I2CxID0[0] is the read/write bit and is not part of the I
2C 
address. This must be written as 0. 
I2CxID0[7:0] = Address Bits[7:0]. 
Master Mode 
In master mode, the I2CxADR0 register is programmed with 
the I
2C address of the device.  
In 7-bit address mode, I2CxADR0[7:1] are set to the device 
address. I2CxADR0[0] is the read/write bit. 
In 10-bit address mode, the 10-bit address is created as follows: 
I2CxADR0[7:3] must be set to 11110b. 
I2CxADR0[2:1] = Address Bits[9:8]. 
I2CxADR1[7:0] = Address Bits[7:0]. 
I2CxADR0[0] is the read/write bit. 
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In order to perform a read from a slave with a 10-bit address, 
the master must first send a 10-bit address with the read/write 
bit cleared. The master must then generate a repeated start and 
send only the first byte of the address again, this time with the 
read/write bit set. A repeated start is generated by writing to 
I2CxADR0 while the master is still busy. 
I
2C REGISTERS 
The I
2C peripheral interfaces consist of a number of MMRs. These are described in the following section. 
I2C Master Registers 
I2C Master Control Registers, I2CxMCON 
Name:  I2C0MCON, I2C1MCON 
Address:  0xFFFF0800, 0xFFFF0900 
Default value:  0x0000, 0x0000 
Access:  Read/write 
Function:  These 16-bit MMRs configure the I
2C peripheral in master mode. 
Table 65. I2CxMCON MMR Bit Designations  
Bit  Name  Description 
15 to 9    Reserved. These bits are reserved and should not be written to. 
8  I2CMCENI  I2C transmission complete interrupt enable bit. 
    This bit is set to enable an interrupt on detecting a stop condition on the I2C bus. 
    This bit clears this interrupt source. 
7  I2CNACKENI  I2C no acknowledge received interrupt enable bit. 
    This bit is set to enable interrupts when the I2C master receives a no acknowledge. 
    This bit clears this interrupt source. 
6  I2CALENI  I2C arbitration lost interrupt enable bit. 
    This bit is set to enable interrupts when the I2C master has lost in trying to gain control of the I2C bus. 
    This bit clears this interrupt source. 
5  I2CMTENI  I2C transmit interrupt enable bit. 
    This bit is set to enable interrupts when the I2C master has transmitted a byte. 
    This bit clears this interrupt source. 
4  I2CMRENI  I2C receive interrupt enable bit. 
    This bit is set to enable interrupts when the I2C master receives data. 
    This bit is cleared by the user to disable interrupts when the I2C master is receiving data. 
3  I2CMSEN  I2C master SCL stretch enable bit. 
  This bit is set to 1 to enable clock stretching. When SCL is low, setting this bit forces the device to hold SCL low 
until I2CMSEN is cleared. If SCL is high, setting this bit forces the device to hold SCL low after the next falling edge. 
  This bit is cleared to disable clock stretching. 
2  I2CILEN  I2C internal loopback enable bit. 
    This bit is set to enable loopback test mode. In this mode, the SCL and SDA signals are connected internally to 
their respective input signals.  
    This bit is cleared by the user to disable loopback mode. 
1  I2CBD  I2C master backoff disable bit. 
    This bit is set to allow the device to compete for control of the bus even if another device is currently driving a 
start condition. 
    This bit is cleared to back off until the I2C bus becomes free. 
0  I2CMEN  I2C master enable bit. 
    This bit is set by the user to enable I2C master mode. 
    This bit is cleared to disable I2C master mode.  
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I2C Master Status Registers, I2CxMSTA 
Name:  I2C0MSTA , I2C1MSTA 
Address:  0xFFFF0804, 0xFFFF0904 
Default value:  0x0000, 0x0000 
Access:  Read 
Function:  These 16-bit MMRs are the I
2C status registers in master mode. 
Table 66. I2CxMSTA MMR Bit Designations  
Bit  Name  Description 
15 to 11    Reserved. These bits are reserved. 
10  I2CBBUSY  I2C bus busy status bit. 
    This bit is set to 1 when a start condition is detected on the I2C bus. 
    This bit is cleared when a stop condition is detected on the bus. 
9  I2CMRxFO  Master Rx FIFO overflow. 
    This bit is set to 1 when a byte is written to the Rx FIFO when it is already full.  
    This bit is cleared in all other conditions. 
8  I2CMTC  I2C transmission complete status bit. 
    This bit is set to 1 when a transmission is complete between the master and the slave with which it was 
communicating. If the I2CMCENI bit in I2CxMCON is set, an interrupt is generated when this bit is set. 
    This bit clears this interrupt source. 
7  I2CMNA  I2C master no acknowledge data bit. 
    This bit is set to 1 when a no acknowledge condition is received by the master in response to a data write 
transfer. If the I2CNACKENI bit in I2CxMCON is set, an interrupt is generated when this bit is set. 
    This bit is cleared in all other conditions. 
6  I2CMBUSY  I2C master busy status bit. 
    This bit is set to 1 when the master is busy processing a transaction. 
    This bit is cleared if the master is ready or if another master device has control of the bus. 
5  I2CAL  I2C arbitration lost status bit. 
    This bit is set to 1 when the I2C master has lost in trying to gain control of the I2C bus. If the I2CALENI bit in 
I2C1MCON is set, an interrupt is generated when this bit is set. 
    This bit is cleared in all other conditions.  
4  I2CMNA  I2C master no acknowledge address bit. 
  This bit is set to 1 when a no acknowledge condition is received by the master in response to an address. If 
the I2CNACKENI bit in I2C1MCON is set, an interrupt is generated when this bit is set. 
  This bit is cleared in all other conditions. 
3  I2CMRXQ  I2C master receive request bit. 
    This bit is set to 1 when data enters the Rx FIFO. If the I2CMRENI in I2C1MCON is set, an interrupt is 
generated. 
    This bit is cleared in all other conditions. 
2  I2CMTXQ  I2C master transmit request bit. 
    This bit becomes high if the Tx FIFO is empty or only contains one byte and the master has transmitted an 
address and write. If the I2CMTENI bit in I2C1MCON is set, an interrupt is generated when this bit is set. 
    This bit is cleared in all other conditions. 
1 to 0  I2CMTFSTA  I2C master Tx FIFO status bits. 
    00 = I2C master Tx FIFO empty. 
    01 = Reserved. 
    10 = 1 byte in master Tx FIFO. 
    11 = I2C master Tx FIFO full. 
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I2C Master Receive Registers, I2CxMRX 
Name:  I2C0MRX, I2C1MRX 
Address:  0xFFFF0808, 0xFFFF0908 
Default value:  0x00 
Access:  Read only 
Function:  These 8-bit MMRs are the I
2C master receive 
registers. 
I2C Master Transmit Registers, I2CxMTX 
Name:  I2C0MTX, I2C1MTX 
Address:  0xFFFF080C 0xFFFF090C 
Default value:  0x00, 0x00 
Access:  Write only 
Function:  These 8-bit MMRs are the I
2C master transmit 
registers 
I2C Master Read Count Registers, I2CxMCNT0 
Name:  I2C0MCNT0, I2C1MCNT0 
Address:  0xFFFF0810, 0xFFFF0910 
Default value:  0x0000, 0x0000 
Access:  Read/write 
Function:  These 16-bit MMRs hold the required number 
of bytes when the master begins a read 
sequence from a slave device. 
Table 67. I2CxMCNT0 MMR Bit Descriptions: Address = 
0xFFFF0810, 0xFFFF0910. Default Value = 0x0000 
Bit  Name  Description 
15 to 9    Reserved. 
8  I2CRECNT  This bit is set if greater than 256 bytes are 
required from the slave.  
    This bit is cleared when reading 256 bytes 
or less. 
7 to 0  I2CRCNT  These eight bits hold the number of bytes 
required during a slave read sequence, 
minus 1. If only a single byte is required, 
these bits should be set to 0. 
 
 
 
 
 
 
I2C Master Current Read Count Registers, I2CxMCNT1 
Name:  I2C0MCNT1, I2C1MCNT1 
Address:  0xFFFF0814, 0xFFFF0914 
Default value:  0x00, 0x00 
Access:  Read 
Function:  These 8-bit MMRs hold the number of bytes 
received thus far during a read sequence with a 
slave device. 
I2C Address 0 Registers, I2CxADR0 
Name:  I2C0ADR0, I2C1ADR0 
Address:  0xFFFF0818, 0xFFFF0918 
Default value:  0x00 
Access:  Read/write 
Function:  These 8-bit MMRs hold the 7-bit slave address 
and the read/write bit when the master begins 
communicating with a slave. 
Table 68. I2CxADR0 MMR in 7-Bit Address Mode: Address = 
0xFFFF0818, 0xFFFF0918. Default Value = 0x00 
Bit  Name  Description 
7 to 1  I2CADR  These bits contain the 7-bit address of the 
required slave device. 
0  R/W   Bit 0 is the read/write bit.  
    When this bit = 1, a read sequence is 
requested. 
    When this bit = 0, a write sequence is 
requested. 
Table 69. I2CxADR0 MMR in 10-Bit Address Mode 
Bit  Name  Description 
7 to 3    These bits must be set to [11110b] in 10-bit 
address mode. 
2 to 1  I2CMADR  These bits contain ADDR[9:8] in 10-bit 
address mode. 
0  R/W   Read/write bit.  
    When this bit = 1, a read sequence is 
requested. 
    When this bit = 0, a write sequence is 
requested. 
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I2C Address 1 Registers, I2CxADR1 
Name:  I2C0ADR1, I2C1ADR1 
Address:  0xFFFF081C , 0xFFFF091C 
Default value:  0x00 
Access:  Read/write 
Function:  These 8-bit MMRs are used in 10-bit 
addressing mode only. These registers contain 
the least significant byte of the address. 
Table 70. I2CxADR1 MMR in 10-Bit Address Mode 
Bit  Name  Description 
7 to 0  I2CLADR  These bits contain ADDR[7:0] in 10-bit 
address mode. 
I2C Master Clock Control Register, I2CxDIV 
Name:  I2C0DIV, I2C1DIV 
Address:  0xFFFF0824, 0xFFFF0924 
Default value:  0x1F1F 
Access:  Read/write 
Function:  These MMRs control the frequency of the I
2C 
clock generated by the master on to the SCL 
pin. For further details, see the I
2C initial section.  
Table 71. I2CxDIV MMR  
Bit  Name  Description 
15 to 8  DIVH  These bits control the duration of the high 
period of SCL. 
7 to 0  DIVL  These bits control the duration of the low 
period of SCL. 
I2C Slave Registers 
I2C Slave Control Registers, I2CxSCON 
Name:  I2C0SCON, I2C1SCON 
Address:  0xFFFF0828, 0xFFFF0928 
Default value:  0x0000 
Access:  Read/write 
Function:  These 16-bit MMRs configure the I
2C 
peripheral in slave mode. 
 
 
 
 
 
 
 
 
Table 72. I2CxSCON MMR Bit Designations  
Bit  Name  Description 
15 to 11    Reserved bits. 
10  I2CSTXENI  Slave transmit interrupt enable bit. 
    This bit is set to enable an interrupt after a slave transmits a byte. 
    This bit clears this interrupt source. 
9  I2CSRXENI  Slave receive interrupt enable bit. 
    This bit is set to enable an interrupt after the slave receives data. 
    This bit clears this interrupt source. 
8  I2CSSENI  I2C stop condition detected interrupt enable bit. 
    This bit is set to enable an interrupt on detecting a stop condition on the I2C bus. 
    This bit clears this interrupt source. 
7  I2CNACKEN  I2C no acknowledge enable bit. 
    This bit is set to no acknowledge the next byte in the transmission sequence. 
    This bit is cleared to let the hardware control the acknowledge/no acknowledge sequence. 
6  I2CSSEN  I2C slave SCL stretch enable bit. 
    This bit is set to 1 to enable clock stretching. When SCL is low, setting this bit forces the device to hold SCL low 
until I2CSSEN is cleared. If SCL is high, setting this bit forces the device to hold SCL low after the next falling edge. 
    This bit is cleared to disable clock stretching. 
5  I2CSETEN  I2C early transmit interrupt enable bit. 
    This bit is set to enable a transmit request interrupt just after the positive edge of SCL during the read bit 
transmission. 
    This bit is cleared to enable a transmit request interrupt just after the negative edge of SCL during the read bit 
transmission. 
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Bit  Name  Description 
4  I2CGCCLR  I2C general call status and ID clear bit. 
    Writing a 1 to this bit clears the general call status and ID bits in the I2CxSSTA register. 
    This bit is cleared at all other times. 
3  I2CHGCEN  I2C hardware general call enable. Hardware general call enable. When this bit and Bit 2 are set, and having 
received a general call (Address 0x00) and a data byte, the device checks the contents of the I2CxALT against 
the receive register. If the contents match, the device has received a hardware general call. This is used if a 
device needs urgent attention from a master device without knowing which master it needs to turn to. This is a 
broadcast message to all master devices on the bus. The ADuC7023 watches for these addresses. The device 
that requires attention embeds its own address into the message. All masters listen, and the one that can 
handle the device contacts its slave and acts appropriately. The LSB of the I2CxALT register should always be 
written to 1, as per the I2C January 2000 bus specification. 
    This bit and I2CGCEN are set to enable hardware general call recognition in slave mode.  
    This bit is cleared to disable recognition of hardware general call commands. 
2  I2CGCEN  I2C general call enable. This bit is set to enable the slave device to acknowledge an I2C general call, Address 
0x00 (write). The device then recognizes a data bit. If it receives a 0x06 (reset and write programmable part of 
the slave address by hardware) as the data byte, the I2C interface resets as per the I2C January 2000 bus 
specification. This command can be used to reset an entire I2C system. If it receives a 0x04 (write programmable part 
of the slave address by hardware) as the data byte, the general call interrupt status bit sets on any general call. 
The user must take corrective action by reprogramming the device address. 
    This bit is set to allow the slave acknowledge I2C general call commands.  
    This bit is cleared to disable recognition of general call commands. 
1  ADR10EN  I2C 10-bit address mode. 
    This bit is set to 1 to enable 10-bit address mode. 
    This bit is cleared to 0 to enable normal address mode. 
0  I2CSEN  I2C slave enable bit. 
    This bit is set by user to enable I2C slave mode. 
    This bit is cleared by the user to disable I2C slave mode.  
I2C Slave Status Registers, I2CxSSTA 
Name:  I2C0SSTA, I2C1SSTA 
Address:  0xFFFF082C, 0xFFFF092C 
Default value:  0x0000, 0x0000 
Access:  Read/write 
Function:  These 16-bit MMRs are the I
2C status registers in slave mode. 
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Table 73. I2CxSSTA MMR Bit Designations  
Bit  Name  Description 
15    Reserved bit. 
14  I2CSTA  This bit is set to 1 if: A start condition followed by a matching address is detected. It is also set if a start 
byte (0x01) is received. If general calls are enabled and a general call code of (0x00) is received. 
    This bit is cleared on receiving a stop condition. 
13  I2CREPS  This bit is set to 1 if a repeated start condition is detected.  
    This bit is cleared on receiving a stop condition. 
12 to 11  I2CID[1:0]  I2C address matching register. These bits indicate which I2CxIDx register matches the received address. 
[00] = received address matches I2CxID0. 
    [01] = received address matches I2CxID1. 
    [10] = received address matches I2CxID2. 
    [11] = received address matches I2CxID3. 
10  I2CSS  I2C stop condition after start detected bit. 
    This bit is set to 1 when a stop condition is detected after a previous start and matching address. 
When the I2CSSENI bit in I2CxSCON is set, an interrupt is generated. 
    This bit is cleared by reading this register. 
9 to 8  I2CGCID[1:0]  I2C general call ID bits. 
    [00] = no general call received. 
    [01] = general call reset and program address. 
    [10] = general program address. 
    [11] = general call matching alternative ID. 
    These bits are not cleared by a general call reset command. 
    These bits are cleared by writing a 1 to the I2CGCCLR bit in I2CxSCON. 
7  I2CGC  I2C general call status bit. 
    This bit is set to 1 if the slave receives a general call command of any type. If the command received is a 
reset command, then all registers return to their default state. If the command received is a hardware 
general call, the Rx FIFO holds the second byte of the command, and this can be compared with the 
I2CxALT register. 
    This bit is cleared by writing a 1 to the I2CGCCLR bit in I2CxSCON. 
6  I2CSBUSY  I2C slave busy status bit. 
    This bit is set to 1 when the slave receives a start condition. 
    This bit is cleared by hardware if the received address does not match any of the I2CxIDx registers, the 
slave device receives a stop condition or if a repeated start address does not match any of the I2CxIDx 
registers. 
5  I2CSNA  I2C slave no acknowledge data bit. 
    This bit is set to 1 when the slave responds to a bus address with a no acknowledge. This bit is asserted 
under the following conditions: if no acknowledge is returned because there is no data in the Tx FIFO or if 
the I2CNACKEN bit is set in the I2CxSCON register. 
    This bit is cleared in all other conditions. 
4  I2CSRxFO  Slave Rx FIFO overflow. 
    This bit is set to 1 when a byte is written to the Rx FIFO when it is already full.  
    This bit is cleared in all other conditions. 
3  I2CSRXQ  I2C slave receive request bit. 
  This bit is set to 1 when the slave Rx FIFO is not empty. This bit causes an interrupt to occur if the 
I2CSRXENI bit in I2CxSCON is set. 
  The Rx FIFO must be read or flushed to clear this bit. 
2  I2CSTXQ  I2C slave transmit request bit. 
    This bit is set to 1 when the slave receives a matching address followed by a read. If the I2CSETEN bit in 
I2CxSCON is = 0, this bit goes high just after the negative edge of SCL during the read bit transmission. If 
the I2CSETEN bit in I2CxSCON is = 1, this bit goes high just after the positive edge of SCL during the read 
bit transmission. This bit causes an interrupt to occur if the I2CSTXENI bit in I2CxSCON is set. 
    This bit is cleared in all other conditions. 
Rev. F | Page 65 of 96 ADuC7023  Data Sheet 
 
Bit  Name  Description 
1  I2CSTFE  I2C slave FIFO underflow status bit. 
    This bit goes high if the Tx FIFO is empty when a master requests data from the slave. This bit is asserted at 
the rising edge of SCL during the read bit. 
    This bit is cleared in all other conditions. 
0  I2CETSTA  I2C slave early transmit FIFO status bit. 
    If the I2CSETEN bit in I2CxSCON is = 0, this bit goes high if the slave Tx FIFO is empty. If the I2CSETEN bit in 
I2CxSCON is = 1, this bit goes high just after the positive edge of SCL during the write bit transmission. 
This bit asserts once only for a transfer. 
    This bit is cleared after being read. 
I2C Slave Receive Registers, I2CxSRX 
Name:  I2C0SRX, I2C1SRX 
Address:  0xFFFF0830, 0xFFFF0930 
Default value:  0x00 
Access:  Read 
Function:  These 8-bit MMRs are the I
2C slave receive 
register. 
I2C Slave Transmit Registers, I2CxSTX 
Name:  I2C0STX, I2C1STX 
Address:  0xFFFF0834, 0xFFFF0934 
Default value:  0x00 
Access:  Write 
Function:  These 8-bit MMRs are the I
2C slave transmit 
registers. 
I2C Hardware General Call Recognition Registers, 
I2CxALT 
Name:  I2C0ALT, I2C1ALT 
Address:  0xFFFF0838, 0xFFFF0938 
Default value:  0x00 
Access:  Read/write 
Function:  These 8-bit MMRs are used with hardware 
general calls when the I2CxSCON Bit 3 is set to 1. 
These registers are used in cases where a master is 
unable to generate an address for a slave, and 
instead, the slave must generate the address for 
the master. 
 
 
 
 
I2C Slave Device ID Registers, I2CxIDx 
Name:  I2C0IDx, I2C1IDx 
Addresses:  0xFFFF093C  = I2C1ID0  
0xFFFF083C  = I2C0ID0 
  0xFFFF0940 = I2C1ID1 
0xFFFF0840 = I2C0ID1 
  0xFFFF0944 = I2C1ID2 
0xFFFF0844 = I2C0ID2 
  0xFFFF0948 = I2C1ID3 
0xFFFF0848 = I2C0ID3 
Default value:  0x00 
Access:  Read/write 
Function:  These 8-bit MMRs are programmed with I
2C 
bus IDs of the slave. See the I
2C Bus Addresses 
section for further details. 
I2C Common Registers 
I2C FIFO Status Registers, I2CxFSTA 
Name:  I2C0FSTA, I2C1FSTA 
Address:  0xFFFF084C, 0xFFFF094C 
Default value:  0x0000 
Access:  Read/write 
Function:  These 16-bit MMRs contain the status of the 
Rx/Tx FIFOs in both master and slave modes. 
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Table 74. I2CxFSTA MMR Bit Designations  
Bit Name  Description 
15 to 10  Reserved bits. 
9 I2CFMTX  This bit is set to 1 to flush the master 
Tx FIFO. 
8 I2CFSTX  This bit is set to 1 to flush the slave Tx 
FIFO. 
7 to 6  I2CMRXSTA  I2C master receive FIFO status bits. 
[00] = FIFO empty. 
[01] = byte written to FIFO. 
[10] = 1 byte in FIFO. 
[11] = FIFO full. 
5 to 4  I2CMTXSTA  I2C master transmit FIFO status bits. 
[00] = FIFO empty. 
[01] = byte written to FIFO. 
[10] = 1 byte in FIFO. 
[11] = FIFO full. 
3 to 2  I2CSRXSTA  I2C slave receive FIFO status bits. 
[00] = FIFO empty 
[01] = byte written to FIFO 
[10] = 1 byte in FIFO 
[11] = FIFO full 
1 to 0  I2CSTXSTA  I2C slave transmit FIFO status bits. 
[00] = FIFO empty. 
[01] = byte written to FIFO. 
[10] = 1 byte in FIFO. 
[11] = FIFO full. 
PROGRAMMABLE LOGIC ARRAY (PLA) 
Every ADuC7023 integrates a fully programmable logic array 
(PLA) consisting of sixteen PLA elements. 
Each PLA element contains a two-input look-up table that can 
be configured to generate any logic output function based on 
two inputs and a flip-flop. This is represented in Figure 39. 
0
8
6
7
5
-
0
3
3
4
2
0
1
3
A
B
LOOK-UP
TABLE
 
Figure 39. PLA Element 
In total, 20 GPIO pins are available on the ADuC7023 for the 
PLA. These include 11 input pins and nine output pins, which 
need to be configured in the GPxCON register as PLA pins before 
using the PLA.  
The PLA is configured via a set of user MMRs. The output(s) of 
the PLA can be routed to the internal interrupt system, to the 
CONVSTART signal of the ADC, to an MMR, or to any of the 
eight PLA output pins. 
Table 75. Element Input/Output 
PLA Block 0  PLA Block 1 
Element Input Output Element Input Output 
0 P0.4  P0.7  8 P0.0  P0.2
1 P0.5  P1.0  9 P0.1  P0.3
2 P0.6  P1.1  10 P2.4  P2.51 
3 P1.2  P1.4  11 NC  NC
4 P1.3  P1.5  12 NC  NC
5 P1.6  P2.11 13  NC NC 
6 P1.7  P2.2  14 NC  NC
7 P2.0  P2.3  15 NC  NC
1 Internal pins only. Read via GPxDAT register. 
PLA MMRs Interface 
The PLA peripheral interface consists of the 22 MMRs 
described in the following sections. 
PLAELMx Registers 
PLAELMx are Element 0 to Element 15 control registers. They 
configure the input and output mux of each element, select the 
function in the look-up table, and bypass/use the flip-flop (see 
Table 77). 
Table 76. PLAELMx Registers 
Name   Address  Default Value  Access 
PLAELM0 0xFFFF0B00  0x0000  R/W 
PLAELM1 0xFFFF0B04  0x0000  R/W 
PLAELM2 0xFFFF0B08  0x0000  R/W 
PLAELM3 0xFFFF0B0C  0x0000  R/W 
PLAELM4 0xFFFF0B10  0x0000  R/W 
PLAELM5 0xFFFF0B14  0x0000  R/W 
PLAELM6 0xFFFF0B18  0x0000  R/W 
PLAELM7 0xFFFF0B1C  0x0000  R/W 
PLAELM8 0xFFFF0B20  0x0000  R/W 
PLAELM9 0xFFFF0B24  0x0000  R/W 
PLAELM10 0xFFFF0B28  0x0000  R/W 
PLAELM11 0xFFFF0B2C  0x0000  R/W 
PLAELM12 0xFFFF0B30  0x0000  R/W 
PLAELM13 0xFFFF0B34  0x0000  R/W 
PLAELM14 0xFFFF0B38  0x0000  R/W 
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Table 77. PLAELMx MMR Bit Descriptions 
Bit  Value  Description 
31 to 11    Reserved. 
10 to 9    Mux 0 control (see Table 81). 
8 to 7    Mux 1 control (see Table 81). 
6    Mux 2 control.  
    This bit is set by the user to select the 
output of Mux 0. 
    This bit is cleared by the user to select the 
bit value from the PLADIN register. 
5    Mux 3 control.  
    This bit is set by the user to select the 
input pin of the particular element. 
    This bit is cleared by the user to select the 
output of Mux 1. 
4 to 1    Look-up table control. 
  0000  0. 
  0001  NOR. 
  0010  B and not A. 
  0011  Not A. 
  0100  A and not B. 
  0101  Not B. 
  0110  EXOR. 
  0111  NAND. 
  1000  AND. 
  1001  EXNOR. 
  1010  B. 
  1011  Not A or B. 
  1100  A. 
  1101  A or not B. 
  1110  OR. 
  1111  1. 
0    Mux 4 control.  
    This bit is set by the user to bypass the flip-
flop. 
    This bit is cleared by the user to select the 
flip-flop (cleared by default). 
PLACLK Register 
Name:  PLACLK 
Address:  0xFFFF0B40 
Default value:  0x00 
Access:  Read/write 
Function:  PLACLK is the clock selection for the flip-
flops. The maximum frequency when using 
the GPIO pins as the clock input for the PLA 
blocks is 41.78 MHz. 
Table 78. PLACLK MMR Bit Descriptions 
Bit  Value  Description 
31 to 7    Reserved. 
6 to 4    Clock source selection. 
  000  GPIO clock on P0.5. 
  001  GPIO clock on P1.1. 
  010  GPIO clock on P1.6. 
  011  HCLK. 
  100  External 32.768 kHz crystal. 
  101  Timer1 overflow. 
  110  UCLK. 
  111  Internal 32,768 oscillator. 
3    Reserved. 
2 to 0    Clock source selection. 
  000  GPIO clock on P0.5. 
  001  GPIO clock on P1.1. 
  010  GPIO clock on P1.6. 
  011  HCLK. 
  100  External 32.768 kHz crystal. 
  101  Timer1 overflow. 
  110  UCLK. 
  111  Internal 32,768 oscillator. 
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PLAIRQ Register 
Name:  PLAIRQ 
Address:  0xFFFF0B44 
Default value:  0x00000000 
Access:  Read/write 
Function:  PLAIRQ enables IRQ0 and/or IRQ1 and 
selects the source of the IRQ. 
Table 79. PLAIRQ MMR Bit Descriptions 
Bit  Value  Description 
31 to 13    Reserved. 
12    PLA IRQ1 enable bit. 
11 to 8  0000  PLA Element 0. 
  0001  PLA Element 1. 
  0010  PLA Element 2. 
  0011  PLA Element 3. 
  0100  PLA Element 4. 
  0101  PLA Element 5. 
  0110  PLA Element 6. 
  0111  PLA Element 7. 
  1000  PLA Element 8. 
  1001  PLA Element 9. 
  1010  PLA Element 10. 
  1011  PLA Element 11. 
  1100  PLA Element 12. 
  1101  PLA Element 13. 
  1110  PLA Element 14. 
  1111  PLA Element 15. 
7 to 5    Reserved. 
4    PLA IRQ0 enable bit.  
    This bit is set by the user to enable IRQ0 
output from PLA. 
    This bit is cleared by the user to disable 
IRQ0 output from PLA. 
3 to 0    PLA IRQ0 source. 
  0000  PLA Element 0. 
  0001  PLA Element 1. 
  0010  PLA Element 2. 
  0011  PLA Element 3. 
  0100  PLA Element 4. 
  0101  PLA Element 5. 
  0110  PLA Element 6. 
  0111  PLA Element 7. 
  1xxx  Reserved. 
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Table 80. Feedback Configuration  
Bit  Value  PLAELM0  PLAELM1 to PLAELM7  PLAELM8  PLAELM9 to PLAELM15 
10 to 9  00  Element 15  Element 0  Element 7  Element 8 
  01  Element 2  Element 2  Element 10  Element 10 
  10  Element 4  Element 4  Element 12  Element 12 
  11  Element 6  Element 6  Element 14  Element 14 
8 to 7  00  Element 1  Element 1  Element 9  Element 9 
  01  Element 3  Element 3  Element 11  Element 11 
  10  Element 5  Element 5  Element 13  Element 13 
  11  Element 7  Element 7  Element 15  Element 15 
PLAADC Register 
Name:  PLAADC 
Address:  0xFFFF0B48 
Default value:  0x00000000 
Access:  Read/write 
Function:  PLAADC is the PLA source for the ADC start 
conversion signal. 
Table 81. PLAADC MMR Bit Descriptions 
Bit  Value  Description 
31 to 5    Reserved. 
4    ADC start conversion enable bit.  
    This bit is set by the user to enable ADC 
start conversion from PLA. 
    This bit is cleared by the user to disable ADC 
start conversion from PLA. 
3 to 0    ADC start conversion source. 
  0000  PLA Element 0. 
  0001  PLA Element 1. 
  0010  PLA Element 2. 
  0011  PLA Element 3. 
  0100  PLA Element 4. 
  0101  PLA Element 5. 
  0110  PLA Element 6. 
  0111  PLA Element 7. 
  1000  PLA Element 8. 
  1001  PLA Element 9. 
  1010  PLA Element 10. 
  1011  PLA Element 11. 
  1100  PLA Element 12. 
  1101  PLA Element 13. 
  1110  PLA Element 14. 
  1111  PLA Element 15. 
 
 
 
 
 
 
PLADIN Register 
Name:  PLADIN 
Address:  0xFFFF0B4C 
Default value:  0x00000000 
Access:  Read/write 
Function:  PLADIN is a data input MMR for PLA. 
Table 82. PLADIN MMR Bit Descriptions 
Bit  Description 
31 to 16  Reserved. 
15 to 0  Input bit to Element 15 to Element 0. 
PLADOUT Register 
Name:  PLADOUT 
Address:  0xFFFF0B50 
Default value:  0x00000000 
Access:  Read 
Function:  PLADOUT is a data output MMR for PLA. 
This register is always updated. 
Table 83. PLADOUT MMR Bit Descriptions 
Bit  Description 
31 to 16  Reserved. 
15 to 0  Output bit from Element 15 to Element 0. 
PLALCK Register 
Name:  PLALCK 
Address:  0xFFFF0B54 
Default value:  0x00 
Access:  Write 
Function:  PLALCK is a PLA lock option. Bit 0 is written 
only once. When set, it does not allow 
modifying any of the PLA MMRs, except 
PLADIN. A PLA tool is provided in the 
development system to easily configure PLA. 
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PULSE-WIDTH MODULATOR  
PULSE-WIDTH MODULATOR GENERAL OVERVIEW 
The ADuC7023 integrates a 5-channel pulse-width modulator 
(PWM) interface. The PWM outputs can be configured to drive 
an H-bridge or can be used as standard PWM outputs. On 
power-up, the PWM outputs default to H-bridge mode. This 
ensures that the motor is turned off by default. In standard 
PWM mode, the outputs are arranged as three pairs of PWM 
pins. Users have control over the period of each pair of outputs 
and over the duty cycle of each individual output. 
Table 84. PWM MMRs  
MMR Name  Description 
PWMCON1  PWM Control Register 1. 
PWM0COM0  Compare Register 0 for PWM Output 0 and 
PWM Output 1. 
PWM0COM1  Compare Register 1 for PWM Output 0 and 
PWM Output 1. 
PWM0COM2  Compare Register 2 for PWM Output 0 and 
PWM Output 1. 
PWM0LEN  Frequency control for PWM Output 0 and PWM 
Output 1. 
PWM1COM0  Compare Register 0 for PWM Output 2 and 
PWM Output 3. 
PWM1COM1  Compare Register 1 for PWM Output 2 and 
PWM Output 3. 
PWM1COM2  Compare Register 2 for PWM Output 2 and 
PWM Output 3. 
PWM1LEN  Frequency control for PWM Output 2 and PWM 
Output 3. 
PWM2COM0  Compare Register 0 for PWM Output 4  
PWM2COM1  Compare Register 1 for PWM Output 4  
PWM2LEN  Frequency control for PWM Output 4.  
PWMCLRI  PWM interrupt clear. 
In all modes, the PWMxCOMx MMRs control the point at 
which the PWM outputs change state. An example of the first 
pair of PWM outputs (PWM0 and PWM1) is shown in Figure 40.  
HIGH SIDE
(PWM0)
LOW SIDE
(PWM1)
PWM0COM2
PWM0COM1
PWM0COM0
PWM0LEN
0
8
6
7
5
-
0
5
6
 
Figure 40. PWM Timing 
The PWM clock is selectable via PWMCON1 with one of the 
following values: UCLK divided by 2, 4, 8, 16, 32, 64, 128, or 
256. The length of a PWM period is defined by PWMxLEN. 
The PWM waveforms are set by the count value of the 16-bit 
timer and the compare registers contents, as shown with the 
PWM0 and PWM1 waveforms in Figure 40.  
The low-side waveform, PWM1, goes high when the timer 
count reaches PWM0LEN, and it goes low when the timer 
count reaches the value held in PWM0COM2 or when the 
high-side waveform (PWM0) goes low. 
The high-side waveform, PWM0, goes high when the timer 
count reaches the value held in PWM0COM0, and it goes low 
when the timer count reaches the value held in PWM0COM1. 
PWMCON1 Control Register 
Name:  PWMCON1 
Address:  0xFFFF0F80 
Default value:  0x0012 
Access:  Read and write 
Function:  This is a 16-bit MMR that configures the 
PWM outputs. 
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Table 85. PWMCON1 MMR Bit Designations 
Bit Name  Description 
14  SYNC  Enables PWM synchronization. 
   Set to 1 by the user so that all PWM counters are reset on the next clock edge after the detection of a high-to-low 
transition on the P2.2/SYNC pin. 
    Cleared by the user to ignore transitions on the P2.2/SYNC pin. 
13  Reserved  Set to 0 by the user. 
12  PWM3INV  Set to 1 by the user to invert PWM3. 
    Cleared by the user to use PWM3 in normal mode. 
11  PWM1INV  Set to 1 by the user to invert PWM1. 
    Cleared by the user to use PWM1 in normal mode. 
10 PWMTRIP  Set to 1 by the user to enable PWM trip interrupt. When the PWM trip input (Pin P1.5/PWMTRIPINPUT) is low, the 
PWMEN bit is cleared and an interrupt is generated. 
    Cleared by the user to disable the PWMTRIP interrupt. 
9  ENA  If HOFF = 0 and HMODE = 1. Note that, if not in H-bridge mode, this bit has no effect. 
    Set to 1 by the user to enable PWM outputs. 
    Cleared by the user to disable PWM outputs. 
    If HOFF = 1 and HMODE = 1, see Table 86.  
8 to 6  PWMCP[2:0]  PWM clock prescaler bits. Sets the UCLK divider. 
    [000] = UCLK/2.  
    [001] = UCLK/4. 
    [010] = UCLK/8. 
    [011] = UCLK/16. 
    [100] = UCLK/32. 
    [101] = UCLK/64. 
    [110] = UCLK/128. 
    [111] = UCLK/256. 
5  POINV  Set to 1 by the user to invert all PWM outputs.  
    Cleared by the user to use PWM outputs as normal. 
4  HOFF  High side off.  
    Set to 1 by the user to force PWM0 and PWM2 outputs high. This also forces PWM1 and PWM3 low.  
    Cleared by the user to use the PWM outputs as normal. 
3  LCOMP  Load compare registers.  
   Set to 1 by the user to load the internal compare registers with the values in PWMxCOMx on the next transition of 
the PWM timer from 0x00 to 0x01. 
    Cleared by the user to use the values previously stored in the internal compare registers. 
2 DIR  Direction  control.   
    Set to 1 by the user to enable PWM0 and PWM1 as the output signals while PWM2 and PWM3 are held low. 
    Cleared by the user to enable PWM2 and PWM3 as the output signals while PWM0 and PWM1 are held low. 
1  HMODE  Enables H-bridge mode.1 
    Set to 1 by the user to enable H-bridge mode. 
    Cleared by the user to operate the PWMs in standard mode. 
0  PWMEN  Set to 1 by the user to enable all PWM outputs.  
    Cleared by the user to disable all PWM outputs. 
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On power-up, PWMCON1 defaults to 0x0012 (HOFF = 1 and 
HMODE = 1). All GPIO pins associated with the PWM are 
configured in PWM mode by default (see Table 86). Clear the 
PWM trip interrupt by writing any value to the PWMCLRI 
MMR. Note that when using the PWM trip interrupt, clear the 
PWM interrupt before exiting the ISR. This prevents generation 
of multiple interrupts. 
Table 86. PWM Output Selection 
PWMCON1 MMR1  PWM Outputs2 
ENA  HOFF  POINV  DIR  PWM0  PWM1  PWM2  PWM3 
0  0  X  X  1  1  1  1 
X  1  X  X  1  0  1  0 
1  0  0  0  0  0  HS1  LS1 
1  0  0  1  HS1  LS1  0  0 
1  0  1  0  HS1  LS1  1  1 
1  0  1  1  1  1  HS1  LS1 
1 X is don’t care.  
2 HS = high side, LS = low side. 
Table 87. Compare Registers 
Name   Address   Default Value   Access 
PWM0COM0  0xFFFF0F84  0x0000  R/W 
PWM0COM1  0xFFFF0F88  0x0000  R/W 
PWM0COM2  0xFFFF0F8C  0x0000  R/W 
PWM1COM0  0xFFFF0F94  0x0000  R/W 
PWM1COM1  0xFFFF0F98  0x0000  R/W 
PWM1COM2  0xFFFF0F9C  0x0000  R/W 
PWM2COM0  0xFFFF0FA4  0x0000  R/W 
PWM2COM1  0xFFFF0FA8  0x0000  R/W 
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PWM0COM0 Compare Register 
Name:  PWM0COM0 
Address:  0xFFFF0F84  
Default value:  0x0000  
Access:  Read and write 
Function:  PWM0 output pin goes high when the PWM 
timer reaches the count value stored in this 
register. 
PWM0COM1 Compare Register 
Name:  PWM0COM1 
Address:  0xFFFF0F88 
Default value:  0x0000  
Access:  Read and write 
Function:  PWM0 output pin goes low when the PWM 
timer reaches the count value stored in this 
register. 
PWM0COM2 Compare Register 
Name:  PWM0COM2 
Address:  0xFFFF0F8C 
Default value:  0x0000  
Access:  Read and write 
Function:  PWM1 output pin goes low when the PWM 
timer reaches the count value stored in this 
register. 
PWM0LEN Register 
Name:  PWM0LEN 
Address:  0xFFFF0F90 
Default value:  0x0000 
Access:  Read and write 
Function:  PWM1 output pin goes high when the PWM 
timer reaches the value stored in this register. 
 
 
 
 
 
 
 
PWM1COM0 Compare Register 
Name:  PWM1COM0 
Address:  0xFFFF0F94 
Default value:  0x0000  
Access:  Read and write 
Function:  PWM2 output pin goes high when the PWM 
timer reaches the count value stored in this 
register. 
PWM1COM1 Compare Register 
Name:  PWM1COM1 
Address:  0xFFFF0F98 
Default value:  0x0000  
Access:  Read and write 
Function:  PWM2 output pin goes low when the PWM 
timer reaches the count value stored in this 
register. 
PWM1COM2 Compare Register 
Name:  PWM1COM2 
Address:  0xFFFF0F9C 
Default value:  0x0000  
Access:  Read and write 
Function:  PWM3 output pin goes low when the PWM 
timer reaches the count value stored in this 
register. 
PWM1LEN Register 
Name:  PWM1LEN 
Address:  0xFFFF0FA0 
Default value:  0x0000 
Access:  Read and write 
Function:  PWM3 output pin goes high when the PWM 
timer reaches the value stored in this register. 
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PWM2COM0 Compare Register 
Name:  PWM2COM0 
Address:  0xFFFF0FA4 
Default value:  0x0000 
Access:  Read/write 
Function:  PWM4 output pin goes high when the PWM 
timer reaches the count value stored in this 
register. 
PWM2COM1 Compare Register 
Name:  PWM2COM1 
Address:  0xFFFF0FA8 
Default value:  0x0000 
Access:  Read/write 
Function:  PWM4 output pin goes low when the PWM 
timer reaches the count value stored in this 
register. 
PWM2LEN Register 
Name:  PWM2LEN 
Address:  0xFFFF0FB0 
Default value:  0x0000 
Access:  Read/write 
Function:  PWM2LEN defines the period of PWM4. 
PWMCLRI Register 
Name:  PWMCLRI  
Address:  0xFFFF0FB8 
Default value:  0x0000 
Access:  Write 
Function:  Write any value to this register to clear a PWM 
interrupt source. This register must be written 
to before exiting a PWM interrupt service 
routine; otherwise, multiple interrupts occur. 
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PROCESSOR REFERENCE PERIPHERALS 
INTERRUPT SYSTEM 
There are 22 interrupt sources on the ADuC7023 that are 
controlled by the interrupt controller. Most interrupts are 
generated from the on-chip peripherals, such as ADC. Four 
additional interrupt sources are generated from external interrupt 
request pins, IRQ0, IRQ1, IRQ2, and IRQ3. The ARM7TDMI 
CPU core only recognizes interrupts as one of two types, a 
normal interrupt request IRQ or a fast interrupt request FIQ. 
All the interrupts can be masked separately. 
The control and configuration of the interrupt system is managed 
through nine interrupt related registers, four dedicated to IRQ, 
and four dedicated to FIQ. An additional MMR is used to select 
the programmed interrupt source. The bits in each IRQ and 
FIQ registers represent the same interrupt source as described 
in Table 88. 
The ADuC7023 contains a vectored interrupt controller (VIC) 
that supports nested interrupts up to eight levels. The VIC also 
allows the programmer to assign priority levels to all interrupt 
sources. Interrupt nesting is enabled by setting the ENIRQN bit 
in the IRQCONN register. A number of extra MMRs are used 
when the full-vectored interrupt controller is enabled.  
IRQSTA/FIQSTA should be saved immediately upon entering 
the interrupt service routine (ISR) to ensure that all valid 
interrupt sources are serviced. 
Table 88. IRQ/FIQ MMRs Bit Description 
Bit  Description 
0  All interrupts OR’ed (FIQ only). 
1  SWI. 
2  Timer0. 
3  Timer1. 
4  Watchdog timer (Timer 2). 
5  Flash control. 
6  ADC channel. 
7  PLL lock. 
8  I2C0 master. 
9  I2C0 slave. 
10  I2C1 master. 
11  I2C1 slave. 
12  SPI. 
13  External IRQ0. 
14  Comparator. 
15  PSM. 
16  External IRQ1. 
17  PLA IRQ0. 
18  External IRQ2. 
19  External IRQ3. 
20  PLA IRQ1. 
21  PWM. 
 
IRQ 
The interrupt request (IRQ) is the exception signal to enter the 
IRQ mode of the processor. It is used to service general-purpose 
interrupt handling of internal and external events. 
The four 32-bit registers dedicated to IRQ are: IRQSTA, IRQSIG, 
IRQEN, and IRQCLR. 
IRQSTA Register 
Name:  IRQSTA 
Address:  0xFFFF0000 
Default value:  0x00000000 
Access:  Read 
Function:  IRQSTA (read-only register) provides the 
current-enabled IRQ source status. When 
set to 1, that source generates an active IRQ 
request to the ARM7TDMI core. There is no 
priority encoder or interrupt vector 
generation. This function is implemented in 
software in a common interrupt handler 
routine. All 32 bits are logically OR’ed to 
create the IRQ signal to the ARM7TDMI 
core. 
 
IRQSIG Register 
Name:  IRQSIG 
Address:  0xFFFF0004 
Default value:  0x00XXX000 
Access:  Read 
Function:  IRQSIG reflects the status of the different IRQ 
sources. If a peripheral generates an IRQ 
signal, the corresponding bit in the IRQSIG is 
set; otherwise, it is cleared. The IRQSIG bits 
are cleared when the interrupt in the 
particular peripheral is cleared. All IRQ 
sources can be masked in the IRQEN MMR. 
IRQSIG is read-only. 
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IRQEN Register 
Name:  IRQEN 
Address:  0xFFFF0008 
Default value:  0x00000000 
Access:  Read/write 
Function:  IRQEN provides the value of the current 
enable mask. When each bit is set to 1, the 
source request is enabled to create an IRQ 
exception. When each bit is set to 0, the 
source request is disabled or masked, which 
does not create an IRQ exception. 
To clear an already enabled interrupt source, 
users must set the appropriate bit in the 
IRQCLR register. Clearing an interrupt 
IRQEN bit does not disable this interrupt. 
IRQCLR Register 
Name:  IRQCLR 
Address:  0xFFFF000C 
Default value:  0x00000000 
Access:  Write 
Function:  IRQCLR (write-only register) clears the 
IRQEN register to mask an interrupt source. 
Each bit set to 1 clears the corresponding bit 
in the IRQEN register without affecting the 
remaining bits. The pair of registers, IRQEN 
and IRQCLR, independently manipulate the 
enable mask without requiring an atomic 
read-modify-write. 
FAST INTERRUPT REQUEST (FIQ) 
The fast interrupt request (FIQ) is the exception signal to enter 
the FIQ mode of the processor. It is provided to service data 
transfer or communication channel tasks with low latency. The 
FIQ interface is identical to the IRQ interface and provides the 
second level interrupt (highest priority). Four 32-bit registers 
are dedicated to FIQ: FIQSIG, FIQEN, FIQCLR, and FIQSTA. 
Bit 31 to Bit 1 of FIQSTA are logically OR’ed to create the FIQ 
signal to the core and to Bit 0 of both the FIQ and IRQ registers 
(FIQ source). 
The logic for FIQEN and FIQCLR does not allow an interrupt 
source to be enabled in both IRQ and FIQ masks. A bit set to 1 
in FIQEN clears, as a side effect, the same bit in IRQEN. Likewise, 
a bit set to 1 in IRQEN clears, as a side effect, the same bit in 
FIQEN. An interrupt source can be disabled in both IRQEN 
and FIQEN masks. 
FIQSIG 
FIQSIG reflects the status of the different FIQ sources. If a 
peripheral generates an FIQ signal the corresponding bit in  
the FIQSIG is set, otherwise it is cleared. The FIQSIG bits are 
cleared when the interrupt in the particular peripheral is cleared. 
All FIQ sources can be masked in the FIQEN MMR. FIQSIG is 
read only. 
FIQSIG Register 
Name:   FIQSIG 
Address:  0xFFFF0104 
Default value:  0x00000000 
Access:  Read only 
FIQEN 
FIQEN provides the value of the current enable mask. When a bit is 
set to 1, the corresponding source request is enabled to create an 
FIQ exception. When a bit is set to 0, the corresponding source 
request is disabled or masked which does not create an FIQ 
exception. The FIQEN register cannot be used to disable an 
interrupt. 
FIQEN Register 
Name:  FIQEN 
Address:  0xFFFF0108 
Default value:  0x00000000 
Access:  Read/write 
FIQCLR 
FIQCLR is a write-only register that allows the FIQEN register 
to clear in order to mask an interrupt source. Each bit that is set 
to 1 clears the corresponding bit in the FIQEN register without 
affecting the remaining bits. The pair of registers, FIQEN and 
FIQCLR, allows independent manipulation of the enable mask 
without requiring an atomic read-modify-write. 
This register should only be used to disable an interrupt source 
when in the interrupt sources interrupt service routine or if the 
peripheral is temporarily disabled by its own control register. 
This register should not be used to disable an IRQ source if that 
IRQ source has an interrupt pending or could have an interrupt 
pending. 
FIQCLR Register 
Name:  FIQCLR 
Address:  0xFFFF010C 
Default value:  0x00000000 
Access:  Write only 
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FIQSTA  
FIQSTA is a read-only register that provides the current enabled 
FIQ source status (effectively a logic AND of the FIQSIG and 
FIQEN bits). When set to 1, that source generates an active FIQ 
request to the ARM7TDMI core. There is no priority encoder 
or interrupt vector generation. This function is implemented in 
software in a common interrupt handler routine. 
FIQSTA Register  
Name:  FIQSTA 
Address:  0xFFFF0100 
Default value:  0x00000000 
Access:  Read only 
Programmed Interrupts 
Because the programmed interrupts are not maskable, they are 
controlled by another register (SWICFG) that writes into both 
IRQSTA and IRQSIG registers and/or the FIQSTA and FIQSIG 
registers at the same time. 
The 32-bit register dedicated to software interrupt is SWICFG 
described in Table 89. This MMR allows the control of a 
programmed source interrupt. 
Table 89. SWICFG MMR Bit Designations 
Bit  Description 
31 to 3  Reserved. 
2  Programmed interrupt FIQ. Setting/clearing this bit 
corresponds to setting/clearing Bit 1 of FIQSTA and 
FIQSIG. 
1  Programmed interrupt IRQ. Setting/clearing this bit 
corresponds to setting/clearing Bit 1 of IRQSTA and 
IRQSIG. 
0  Reserved. 
Any interrupt signal must be active for at least the minimum 
interrupt latency time, to be detected by the interrupt controller 
and to be detected by the user in the IRQSTA and FIQSTA 
registers. 
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Figure 41. Interrupt Structure  
VECTORED INTERRUPT CONTROLLER (VIC) 
The ADuC7023 incorporates an enhanced interrupt control 
system or vectored interrupt controller. The vectored interrupt 
controller for IRQ interrupt sources is enabled by setting Bit 0 
of the IRQCONN register. Similarly, Bit 1 of IRQCONN enables 
the vectored interrupt controller for the FIQ interrupt sources. 
The vectored interrupt controller provides the following 
enhancements to the standard IRQ/FIQ interrupts: 
•  Vectored interrupts allow a user to define separate interrupt 
service routine addresses for every interrupt source. This is 
achieved by using the IRQBASE and IRQVEC registers. 
•  IRQ/FIQ interrupts can be nested up to eight levels depending 
on the priority settings. An FIQ still has a higher priority 
than an IRQ. Therefore, if the VIC is enabled for both the 
FIQ and IRQ and prioritization is maximized, then it is 
possible to have 16 separate interrupt levels. 
•  Programmable interrupt priorities, using the IRQP0 to IRQP2 
registers, can be assigned an interrupt priority level value 
between 0 and 7. 
VIC MMRs 
IRQBASE Register 
The vector base register, IRQBASE, is used to point to the start 
address of memory used to store 32 pointer addresses. These 
pointer addresses are the addresses of the individual interrupt 
service routines.  
Name:  IRQBASE 
Address:  0xFFFF0014 
Default value:  0x00000000 
Access:  Read and write 
Table 90. IRQBASE MMR Bit Designations 
Bit  Type  Initial Value  Description 
31:16  Read only  Reserved  Always read as 0. 
15:0  R/W  0  Vector base address. 
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IRQVEC Register 
The IRQ interrupt vector register, IRQVEC, points to a memory 
address containing a pointer to the interrupt service routine of 
the currently active IRQ. This register should only be read when 
an IRQ occurs and IRQ interrupt nesting has been enabled by 
setting Bit 0 of the IRQCONN register.  
IRQVEC Register 
Name:  IRQVEC 
Address:  0xFFFF001C 
Default value:  0x00000000 
Access:  Read only 
 
 
 
 
Table 91. IRQVEC MMR Bit Designations 
Bit  Type 
Initial 
Value  Description 
31 to 23  Read only  0  Always read as 0. 
22 to 7  R/W  0  IRQBASE register value. 
6 to 2  Read only  0  Highest priority source. This is 
a value between 0 and 21 
representing the possible 
interrupt sources. For example, 
if the highest currently active 
IRQ is Timer 2, then these bits 
are [00100]. 
1 to 0  Reserved  0  Reserved bits. 
Priority Registers 
The IRQ interrupt vector register, IRQVEC, points to a memory 
address containing a pointer to the interrupt service routine of 
the currently active IRQ. This register should only be read when 
an IRQ occurs and IRQ interrupt nesting has been enabled by 
setting Bit 0 of the IRQCONN register. 
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IRQP0 Register 
Name:  IRQP0 
Address:  0xFFFF0020 
Default value:  0x00000000 
Access:  Read and write 
Table 92. IRQP0 MMR Bit Designations 
Bit  Name  Description 
31  Reserved  Reserved bit 
30 to 28  PLLPI  A priority level of 0 to 7 can be set for 
PLL lock interrupt. 
27  Reserved  Reserved bit 
26 to 24  ADCPI  A priority level of 0 to 7 can be set for 
the ADC interrupt source. 
23  Reserved  Reserved bit 
22 to 20  FlashPI  A priority level of 0 to 7 can be set for 
the Flash controller interrupt source. 
19  Reserved  Reserved bit. 
18 to 16  T2PI  A priority level of 0 to 7 can be set for 
Timer2. 
15  Reserved  Reserved bit. 
14 to 12  T1PI  A priority level of 0 to 7 can be set for 
Timer1. 
11  Reserved  Reserved bit. 
10 to 8  T0PI  A priority level of 0 to 7 can be set for 
Timer0. 
7  Reserved  Reserved bit 
6 to 4  SWINTP  A priority level of 0 to 7 can be set for 
the software interrupt source. 
3 to 0  Reserved  Interrupt 0 cannot be prioritized. 
IRQP1 Register 
Name:  IRQP1 
Address:  0xFFFF0024 
Default value:  0x00000000 
Access:  Read and write 
Table 93. IRQP1 MMR Bit Designations 
Bit  Name  Description 
31  Reserved  Reserved bit. 
30 to 28  PSMPI  A priority level of 0 to 7 can be set for 
the power supply monitor interrupt 
source. 
27  Reserved  Reserved bit. 
26 to 24  COMPI  A priority level of 0 to 7 can be set for 
comparator.  
23  Reserved  Reserved bit. 
22 to 20  IRQ0PI  A priority level of 0 to 7 can be set for 
IRQ0. 
19  Reserved  Reserved bit. 
Bit  Name  Description 
18 to 16  SPIPI  A priority level of 0 to 7 can be set for 
SPI. 
15  Reserved  Reserved bit. 
14 to 12  I2C1SPI  A priority level of 0 to 7 can be set for 
I2C1 slave. 
11  Reserved  Reserved bit. 
10 to 8  I2C1MPI  A priority level of 0 to 7 can be set for 
I2C1 master. 
7  Reserved  Reserved bits. 
6 to 4  I2C0SPI  A priority level of 0 to 7 can be set for 
I2C0 slave. 
3  Reserved  Reserved bits. 
2 to 0  I2C0MPI  A priority level of 0 to 7 can be set for 
I2C0 master. 
IRQP2 Register 
Name:  IRQP2 
Address:  0xFFFF0028 
Default value:  0x00000000 
Access:  Read and write 
Table 94. IRQP2 MMR Bit Designations 
Bit  Name  Description 
31 to 23  Reserved  Reserved bit. 
22 to 20  PWMPI  A priority level of 0 to 7 can be set for 
PWM. 
19  Reserved  Reserved bit. 
18 to 16  PLA1PI  A priority level of 0 to 7 can be set for 
PLA IRQ1.  
15  Reserved  Reserved bit. 
14 to 12  IRQ3PI  A priority level of 0 to 7 can be set for 
IRQ3. 
11  Reserved  Reserved bit. 
10 to 8  IRQ2PI  A priority level of 0 to 7 can be set for 
IRQ2. 
7  Reserved  Reserved bit. 
6 to 4  PLA0PI  A priority level of 0 to 7 can be set for 
PLA IRQ0.  
3  Reserved  Reserved bit. 
2 to 0  IRQ1PI  A priority level of 0 to 7 can be set for 
IRQ1. 
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IRQCONN Register 
The IRQCONN register is the IRQ and FIQ control register. 
It contains two active bits. The first to enable nesting and 
prioritization of IRQ interrupts and the other to enable 
nesting and prioritization of FIQ interrupts.  
If these bits are cleared, then FIQs and IRQs may still be used, 
but it is not possible to nest IRQs or FIQs. Neither is it possible 
to set an interrupt source priority level. In this default state, an 
FIQ does have a higher priority than an IRQ. 
Name:  IRQCONN 
Address:  0xFFFF0030 
Default value:  0x00000000 
Access:  Read and write 
Table 95. IRQCONN MMR Bit Designations 
Bit  Name  Description 
31 to 2  Reserved  These bits are reserved and should not be 
written to. 
1  ENFIQN  This bit is set to 1 to enable nesting of FIQ 
interrupts.  
This bit is cleared to mean no nesting or 
prioritization of FIQs is allowed. 
0  ENIRQN  This bit is set to 1 to enable nesting of IRQ 
interrupts.  
When this bit is cleared, it means no 
nesting or prioritization of IRQs is 
allowed. 
IRQSTAN Register 
If IRQCONN Bit 0 is asserted and IRQVEC is read then one of 
these bits is asserted. The bit that asserts depends on the priority of 
the IRQ. If the IRQ is of Priority 0, then Bit 0 asserts. If the IRQ is 
of Priority 1, then Bit 1 asserts, and so forth. When a bit is set in 
this register, all interrupts of that priority and lower are blocked. 
To clear a bit in this register, all bits of a higher priority must be 
cleared first. It is only possible to clear one bit at a time. For 
example, if this register is set to 0x09, then writing 0xFF changes 
the register to 0x08, and writing 0xFF a second time changes 
the register to 0x00. 
Name:  IRQSTAN 
Address:  0xFFFF003C 
Default value:  0x00000000 
Access:  Read and write 
 
 
 
Table 96. IRQSTAN MMR Bit Designations 
Bit  Name  Description 
31 to 8  Reserved  These bits are reserved and should not be 
written to. 
7 to 0    This bit is set to 1 to enable nesting of FIQ 
interrupts.  
When this bit is cleared, it means no 
nesting or prioritization of FIQs is 
allowed. 
FIQVEC Register 
The FIQ interrupt vector register, FIQVEC, points to a memory 
address containing a pointer to the interrupt service routine of 
the currently active FIQ. This register should only be read when 
an FIQ occurs and FIQ interrupt nesting has been enabled by 
setting Bit 1 of the IRQCONN register.  
Name:  FIQVEC 
Address:  0xFFFF011C 
Default value:  0x00000000 
Access:  Read only 
Table 97. FIQVEC MMR Bit Designations 
Bit  Type 
Initial 
Value  Description 
31 to 23  Read only  0  Always read as 0. 
22 to 7  R/W  0  IRQBASE register value. 
6 to 2    0  Highest priority source. This 
is a value between 0 and 27 
that represents the possible 
interrupt sources. For 
example, if the highest 
currently active FIQ is 
Timer 2, then these bits are 
[00100]. 
1 to 0  Reserved  0  Reserved bits. 
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FIQSTAN Register 
If IRQCONN Bit 1 is asserted and FIQVEC is read, then one of 
these bits assert. The bit that asserts depends on the priority of 
the FIQ. If the FIQ is of Priority 0, then Bit 0 asserts. If the FIQ 
is of Priority 1, then Bit 1 asserts, and so forth. 
When a bit is set in this register, all interrupts of that priority 
and lower are blocked. 
To clear a bit in this register, all bits of a higher priority must be 
cleared first. It is only possible to clear one bit at a time. For 
example, if this register is set to 0x09, then writing 0xFF changes 
the register to 0x08 and writing 0xFF a second time changes the 
register to 0x00. 
Name:  FIQSTAN 
Address:  0xFFFF013C 
Default value:  0x00000000 
Access:  Read/write 
Table 98. FIQSTAN MMR Bit Designations 
Bit  Name  Description 
31 to 8  Reserved  These bits are reserved and should not be 
written to. 
7 to 0    This bit is set to 1 to enables nesting of 
FIQ interrupts.  
When this bit is cleared, it means no 
nesting or prioritization of FIQs is 
allowed. 
External Interrupts and PLA interrupts 
The ADuC7023 provides up to four external interrupt sources 
and two PLA interrupt sources. These external interrupts can be 
individually configured as level or rising/falling edge triggered.  
To enable the external interrupt source or the PLA interrupt 
source, the appropriate bit must be set in the FIQEN or IRQEN 
register. To select the required edge or level to trigger on, the 
IRQCONE register must be appropriately configured. 
To properly clear an edge-based external IRQ interrupt or an edge-
based PLA interrupt, set the appropriate bit in the IRQCLRE 
register. 
IRQCONE Register 
Name:  IRQCONE 
Address:  0xFFFF0034 
Default value:  0x00000000 
Access:  Read and write 
Table 99. IRQCONE MMR Bit Designations 
Bit  Value  Name  Description 
31 to 12    Reserved  These bits are reserved and 
should not be written to. 
11 to 10  11  PLA1SRC[1:0]  PLA IRQ1 triggers on falling 
edge. 
  10    PLA IRQ1 triggers on rising 
edge. 
  01    PLA IRQ1 triggers on low 
level. 
  00    PLA IRQ1 triggers on high 
level. 
9 to 8  11  IRQ3SRC[1:0]  External IRQ3 triggers on 
falling edge. 
  10    External IRQ3 triggers on 
rising edge. 
  01    External IRQ3 triggers on 
low level. 
  00    External IRQ3 triggers on 
high level. 
7 to 6  11  IRQ2SRC[1:0]  External IRQ2 triggers on 
falling edge. 
  10    External IRQ2 triggers on 
rising edge. 
  01    External IRQ2 triggers on 
low level. 
  00    External IRQ2 triggers on 
high level. 
5 to 4  11  PLA0SRC[1:0]  PLA IRQ0 triggers on falling 
edge. 
  10    PLA IRQ0 triggers on rising 
edge. 
  01    PLA IRQ0 triggers on low 
level. 
  00    PLA IRQ0 triggers on high 
level. 
3 to 2  11  IRQ1SRC[1:0]  External IRQ1 triggers on 
falling edge. 
  10    External IRQ1 triggers on 
rising edge. 
  01    External IRQ1 triggers on 
low level. 
  00    External IRQ1 triggers on 
high level. 
1 to 0  11  IRQ0SRC[1:0]  External IRQ0 triggers on 
falling edge. 
  10    External IRQ0 triggers on 
rising edge. 
  01    External IRQ0 triggers on 
low level. 
  00    External IRQ0 triggers on 
high level. 
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IRQCLRE Register 
Name:  IRQCLRE 
Address:  0xFFFF0038 
Default value:  0x00000000 
Access:  Read and write 
Table 100. IRQCLRE MMR Bit Designations 
Bit  Name  Description 
31 to 
21 
Reserved  These bits are reserved and should not be 
written to. 
20  PLA1CLRI  A 1 must be written to this bit in the PLA IRQ1 
interrupt service routine to clear an edge 
triggered PLA IRQ1 interrupt. 
19  IRQ3CLRI  A 1 must be written to this bit in the external 
IRQ3 interrupt service routine to clear an edge 
triggered IRQ3 interrupt. 
18  IRQ2CLRI  A 1 must be written to this bit in the external 
IRQ2 interrupt service routine to clear an edge 
triggered IRQ2 interrupt. 
17  PLA0CLRI  A 1 must be written to this bit in the PLA IRQ0 
interrupt service routine to clear an edge 
triggered PLA IRQ0 interrupt. 
16  IRQ1CLRI  A 1 must be written to this bit in the external 
IRQ1 interrupt service routine to clear an edge 
triggered IRQ1 interrupt. 
15 to 
14 
Reserved  These bits are reserved and should not be 
written to. 
13  IRQ0CLRI  A 1 must be written to this bit in the external 
IRQ0 interrupt service routine to clear an edge 
triggered IRQ0 interrupt. 
12 to 
0 
Reserved  These bits are reserved and should not be 
written to. 
TIMERS 
The ADuC7023 has three general-purpose timer/counters: 
Timer0, Timer1, and Timer2 or Watchdog Timer. 
These three timers in their normal mode of operation can be 
either free-running or periodic. 
In free-running mode, the counter decreases from the maximum 
value until zero scale and starts again at the minimum value. (It 
also increases from the minimum value until full scale and starts 
again at the maximum value.) 
In periodic mode, the counter decrements/increments from the 
value in the load register (TxLD MMR) until zero/full scale and 
starts again at the value stored in the load register. 
The timer interval is calculated as follows.  
If the timer is set to count down,  
( )
Clock Source
Prescaler TxLD
Interval
×
=   
If the timer is set to count up,  
( )
Clock Source
Prescaler xLD FullScale
Interval
×
=
T -
  
The value of a counter can be read at any time by accessing its 
value register (TxVAL). When a timer is being clocked from a 
clock other than core clock, an incorrect value may be read (due 
to asynchronous clock system). In this configuration, TxVAL 
should always be read twice. If the two readings are different, it 
should be read a third time to get the correct value. 
Timers are started by writing in the control register of the 
corresponding timer (TxCON). 
In normal mode, an IRQ is generated each time the value of the 
counter reaches zero when counting down. It is also generated 
each time the counter value reaches full scale when counting up. 
An IRQ can be cleared by writing any value to clear the register 
of that particular timer (TxCLRI). 
When using an asynchronous clock-to-clock timer, the interrupt in 
the timer block can take more time to clear than the time it takes 
for the code in the interrupt routine to execute. Ensure that the 
interrupt signal is cleared before leaving the interrupt service 
routine. This can be done by checking the IRQSTA MMR. 
Hours, Minutes, Seconds, and 1/128 Format 
To use the timer in hours, minutes, seconds,and hundreds 
format, select the 32768 kHz clock and a prescaler of 256. The 
hundreds field does not represent milliseconds but 1/128 of a 
seconds (256/32,768). The bits representing the hour, minute, 
and second are not consecutive in the register. This arrangement 
applies to T1LD and T1VAL when using the Hr:Min:Sec:hundreds 
format as set in T1CON[5:4]. See Table 101 for more details. 
Table 101. Hours, Minutes, Seconds, and Hundreds Format 
Bit  Value  Description 
31:24  0 to 23 or 0 to 255  Hours 
23:22  0  Reserved  
21:16  0 to 59  Minutes 
15:14  0  Reserved 
13:8  0 to 59  Seconds 
7  0  Reserved 
6:0  0 to 127  1/128 of second 
Timer0 (RTOS Timer) 
Timer0 is a general-purpose, 16-bit timer (count-down) with a 
programmable prescaler (see Figure 42). The prescaler source is 
the core clock frequency (HCLK) and can be scaled by factors 
of 1, 16, or 256.  
Timer0 can be used to start ADC conversions as shown in the 
block diagram in Figure 42. 
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Figure 42. Timer0 Block Diagram 
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The Timer0 interface consists of four MMRs: T0LD, T0VAL, 
T0CON, and T0CLRI. 
T0LD Register 
Name: T0LD 
Address: 0xFFFF0300 
Default value:  0x0000 
Access: Read/write 
T0LD is a 16-bit load register that holds the 16-bit value that is 
loaded into the counter. 
T0VAL Register 
Name: T0VAL 
Address: 0xFFFF0304 
Default Value:  0xFFFF 
Access: Read 
T0VAL is a 16-bit read-only register representing the current 
state of the counter. 
T0CON Register 
Name: T0CON 
Address: 0xFFFF0308 
Default value:  0x0000 
Access: R/W 
T0CON is the configuration MMR described in Table 102. 
Table 102. T0CON MMR Bit Descriptions 
Bit Value  Description 
15 to 8    Reserved. 
7  Timer0 enable bit.  
This bit is set by the user to enable Timer0. This 
bit is cleared by the user to disable Timer0 by 
default. 
6  Timer0 mode.  
This bit is set by the user to operate in 
periodic mode.  
This bit is cleared by the user to operate in 
free-running mode. Default mode. 
5 to 4    Clock select bits. 
 00  HCLK. 
 01  UCLK. 
  10  Internal 32768 Hz oscillator. 
 11  Reserved. 
3 to 2  00  Source clock/1. Default value. 
 01  Source  clock/16. 
 10  Source  clock/256. 
  11  Undefined. Equivalent to 00. 
1 to 0    Reserved. 
T0CLRI Register 
Name: T0CLRI 
Address: 0xFFFF030C 
Default value:  0xXX 
Access: Write 
T0CLRI is an 8-bit register. Writing any value to this register 
clears the interrupt. 
The following is the recommended procedure for servicing the 
Timer 0 interrupt: 
void  IRQ_Handler(void) __irq              
{ 
  if(IRQSTA & BIT2) // Timer0 IRQ? 
  {     
    T0CLRI = 0;   //clear Timer0 interrupt  
    T0CON = 0x00; //disable Timer0 interrupt 
    T0CON = 0xC8; //enable Timer0 interrupt 
  } 
} 
Timer1 (General-Purpose Timer) 
Timer1 is a general-purpose, 32-bit timer (count down or count 
up) with a programmable prescaler. The source can be the 32 kHz 
external crystal, the undivided system, the core clock, or P1.1 
(maximum frequency 44 MHz). This source can be scaled by a 
factor of 1, 16, 256, or 32,768.  
The counter can be formatted as a standard 32-bit value or as 
hours, minutes, seconds, hundredths. 
Timer1 has a capture register (T1CAP) that can be triggered by 
a selected IRQ source initial assertion. This feature can be used 
to determine the assertion of an event more accurately than the 
precision allowed by the RTOS timer when the IRQ is serviced. 
Timer1 can be used to start ADC conversions as shown in the 
block diagram in Figure 43. 
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Figure 43. Timer1 Block Diagram 
The Timer1 interface consists of five MMRs: T1LD, T1VAL, 
T1CON, T1CLRI, and T1CAP. 
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T1LD Register 
Name:  T1LD 
Address:  0xFFFF0320 
Default value:  0x00000000 
Access:  Read/write 
T1LD is a 32-bit load register that holds the 32-bit value that is 
loaded into the counter. 
T1VAL Register 
Name:  T1VAL 
Address:  0xFFFF0324 
Default value:  0xFFFFFFFF 
Access:  Read 
T1VAL is a 32-bit read-only register that represents the current 
state of the counter. 
T1CON Register 
Name:  T1CON 
Address:  0xFFFF0328 
Default value:  0x00000000 
Access:  Read/write 
T1CON is the configuration MMR described in Table 103.  
Table 103. T1CON MMR Bit Descriptions 
Bit  Value  Description 
31 to 18    Reserved. 
17    Event select bit. This bit is set by the user 
to enable time capture of an event. This 
bit is cleared by the user to disable time 
capture of an event. 
16 to 12    Event select range, 0 to 31. These events 
are as described in Table 88. All events are 
offset by two, that is, Event 2 in Table 88 
becomes Event 0 for the purposes of 
Timer1. 
11 to 9    Clock select. 
  000  Core clock (HCLK). 
  001  Internal 32.768 kHz crystal 
  010  UCLK 
  011  P1.1 raising edge triggered. 
8    Count up. This bit is set by the user for 
Timer1 to count up. This bit is cleared by 
the user for Timer1 to count down by 
default. 
7    Timer1 enable bit. This bit is set by the 
user to enable Timer1. This bit is cleared 
by the user to disable Timer1 by default. 
Bit  Value  Description 
6    Timer1 mode. This bit is set by the user to 
operate in periodic mode. This bit is 
cleared by the user to operate in free-
running mode. Default mode. 
5 to 4    Format. 
  00  Binary. 
  01  Reserved. 
  10  Hours, minutes, seconds, hundredths  
(23 hours to 0 hour). 
  11  Hours, minutes, seconds, hundredths  
(255 hours to 0 hour). 
3 to 0    Prescale. 
  0000  Source clock/1. 
  0100  Source clock/16. 
  1000  Source clock/256. 
  1111  Source clock/32,768. 
T1CLRI Register 
Name:  T1CLRI 
Address:  0xFFFF032C 
Default value:  0xXX 
Access:  Write 
T1CLRI is an 8-bit register. Writing any value to this register 
clears the Timer1 interrupt. 
T1CAP Register 
Name:  T1CAP 
Address:  0xFFFF0330 
Default value:  0x00000000 
Access:  Read 
T1CAP is a 32-bit register. It holds the value contained in T1VAL 
when a particular event occurrs. This event must be selected in 
T1CON. 
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Timer2 (Watchdog Time) 
Timer2 has two modes of operation: normal mode and watchdog 
mode. The watchdog timer is used to recover from an illegal 
software state. When enabled, it requires periodic servicing to 
prevent it from forcing a processor reset. 
Normal Mode 
Timer2 in normal mode is identical to Timer0, except for the 
clock source and the count-up functionality. The clock source is 
32 kHz from the PLL and can be scaled by a factor of 1, 16, or 
256 (see Figure 44). 
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Figure 44. Timer2 Block Diagram 
Watchdog Mode 
Watchdog mode is entered by setting Bit 5 in the T2CON MMR. 
Timer2 decreases from the value present in the T2LD register 
until 0. T2LD is used as the timeout. The maximum timeout can 
be 512 sec using the prescaler/256, and full-scale in T2LD. Timer3 
is clocked by the internal 32 kHz crystal when operating in the 
watchdog mode. To enter watchdog mode successfully, Bit 5 in 
the T2CON MMR must be set after writing to the T2LD MMR. 
If the timer reaches 0, a reset or an interrupt occurs, depending 
on Bit 1 in the T2CON register. To avoid reset or interrupt, any 
value must be written to T2CLRI before the expiration period. This 
reloads the counter with T2LD and begins a new timeout period. 
When watchdog mode is entered, T2LD and T2CON are write-
protected. These two registers cannot be modified until a reset 
clears the watchdog enable bit, which causes Timer2 to exit 
watchdog mode. 
The Timer2 interface consists of four MMRs: T2LD, T2VAL, 
T2CON, and T2CLRI. 
T2LD Register 
Name: T2LD 
Address: 0xFFFF0360 
Default 
value: 
0x0000 
Access: Read/write 
T2LD is a 16-bit register load register that holds the 16-bit value 
that is loaded into the counter. 
 
 
T2VAL Register 
Name: T2VAL 
Address: 0xFFFF0364 
Default 
value: 
0xFFFF 
Access: Read 
T2VAL is a 16-bit read-only register that represents the current 
state of the counter. 
T2CON Register 
Name: T2CON 
Address: 0xFFFF0368 
Default 
value: 
0x0000 
Access: Read/write 
T2CON is the configuration MMR described in Table 104. 
Table 104. T2CON MMR Bit Descriptions 
Bit Value  Description 
15 to 9    Reserved. 
8    Count up.  
This bit is set by the user for Timer2 to count up. 
This bit is cleared by the user for Timer2 to 
count down by default. 
7    Timer2 enable bit.  
This bit is set by the user to enable Timer2. This 
bit is cleared by user to disable Timer2 by 
default. 
6    Timer2 mode.  
This bit is set by user to operate in periodic 
mode.  
This bit is cleared by the user to operate in free-
running mode. Default mode. 
5    Watchdog mode enable bit.  
This bit is set by the user to enable watchdog 
mode.  
This bit is cleared by the user to disable 
watchdog mode by default. 
4    Secure clear bit.  
This bit is set by the user to use the secure clear 
option.  
This bit is cleared by the user to disable the 
secure clear option by default. 
3 to 2    Prescale. 
  00  Source clock/1 by default. 
 01  Source  clock/16. 
 10  Source  clock/256. 
  11  Undefined. Equivalent to 00. 
1    Watchdog IRQ Option Bit.  
This bit is set by the user to produce an IRQ 
instead of a reset when the watchdog reaches 0. 
This bit is cleared by the user to disable the IRQ 
option. 
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T2CLRI Register 
Name:  T2CLRI 
Address:  0xFFFF036C 
Default value:  0xXX 
Access:  Write 
T2CLRI is an 8-bit register. Writing any value to this register on 
successive occassions clears the Timer2 interrupt in normal 
mode or resets a new timeout period in watchdog mode.  
The user must perform successive writes to this register to ensure 
resetting the timeout period. 
 
 
 
 
 
 
 
 
Secure Clear Bit (Watchdog Mode Only) 
The secure clear bit is provided for a higher level of protection. 
When set, a specific sequential value must be written to T2CLRI 
to avoid a watchdog reset. The value is a sequence generated by 
the 8-bit linear feedback shift register (LFSR) polynomial = X8 
+ X6 + X5 + X + 1 shown in Figure 45.  
The initial value or seed is written to T2CLRI before entering 
watchdog mode. After entering watchdog mode, a write to T2CLRI 
must match this expected value. If it matches, the LFSR is advanced 
to the next state when the counter reload happens. If it fails to 
match the expected state, a reset is immediately generated, even 
if the count has not yet expired.  
The value 0x00 should not be used as an initial seed due to the 
properties of the polynomial. The value 0x00 is always guaranteed 
to force an immediate reset. The value of the LFSR cannot be 
read; it must be tracked/generated in software. 
An example of a sequence follows: 
1.  Enter initial seed, 0xAA, in T2CLRI before starting Timer2 
in watchdog mode. 
2.  Enter 0xAA in T2CLRI; Timer2 is reloaded. 
3.  Enter 0x37 in T2CLRI; Timer2 is reloaded. 
4.  Enter 0x6E in T2CLRI; Timer2 is reloaded. 
5.  Enter 0x66. 0xDC was expected; the watchdog resets the chip. 
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Figure 45. 8-Bit LFSR 
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HARDWARE DESIGN CONSIDERATIONS 
POWER SUPPLIES 
The ADuC7023 operational power supply voltage range is 2.7 V 
to 3.6 V. Separate analog and digital power supply pins (AVDD 
and IOVDD, respectively) allow AVDD to be kept relatively free of 
noisy digital signals often present on the system IOVDD line. In 
this mode, the part can also operate with split supplies, that is, it 
can use different voltage levels for each supply. For example, the 
system can be designed to operate with an IOVDD voltage level 
of 3.3 V while the AVDD level can be at 3 V, or vice versa. A 
typical split supply configuration is shown in Figure 46. 
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Figure 46. External Dual Supply Connections 
As an alternative to providing two separate power supplies, the 
user can reduce noise on AVDD by placing a small series resistor 
and/or ferrite bead between AVDD and IOVDD, and then decoupling 
AVDD separately to ground. An example of this configuration is 
shown in Figure 47. With this configuration, other analog circuitry 
(such as op amps, voltage reference, and others) can be powered 
from the AVDD supply line as well. 
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Figure 47. External Single Supply Connections 
In both Figure 46 and Figure 47, a large value (10 µF) reservoir 
capacitor sits on IOVDD, and a separate 10 µF capacitor sits on 
AVDD. In addition, local small-value (0.1 µF) capacitors are located 
at each AVDD and IOVDD pin of the chip. As per standard design 
practice, include all of these capacitors and ensure the smaller 
capacitors are close to each AVDD pin with trace lengths as 
short as possible. Connect the ground terminal of each of 
these capacitors directly to the underlying ground plane.  
Finally, the analog and digital ground pins on the ADuC7023 
must be referenced to the same system ground reference point 
at all times. 
 
 
IOVDD Supply Sensitivity 
The IOVDD supply is sensitive to high frequency noise because it 
is the supply source for the internal oscillator and PLL circuits. 
When the internal PLL loses lock, the clock source is removed 
by a gating circuit from the CPU, and the ARM7TDMI core 
stops executing code until the PLL regains lock. This feature is 
to ensure that no flash interface timings or ARM7TDMI 
timings are violated. 
Typically, frequency noise greater than 50 kHz and 50 mV p-p 
on top of the supply causes the core to stop working. 
If decoupling values recommended in the Power Supplies section 
do not sufficiently dampen all noise soures below 50 mV on IOVDD, 
a filter such as the one shown in Figure 48 is recommended. 
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Figure 48. Recommended IOVDD Supply Filter 
Linear Voltage Regulator 
Each ADuC7023 requires a single 3.3 V supply, but the core 
logic requires a 2.6 V supply. An on-chip linear regulator generates 
the 2.6 V from IOVDD for the core logic. The LVDD pin is the 2.6 V 
supply for the core logic. An external compensation capacitor of 
0.47 µF must be connected between LVDD and DGND (as close 
as possible to these pins) to act as a tank of charge, as shown in 
Figure 49. 
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Figure 49. Voltage Regulator Connections 
The LVDD pin should not be used for any other chip. It is also 
recommended to use excellent power supply decoupling on 
IOVDD to help improve line regulation performance of the  
on-chip voltage regulator. 
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GROUNDING AND BOARD LAYOUT 
RECOMMENDATIONS 
As with all high resolution data converters, special attention 
must be paid to grounding and PC board layout of the 
ADuC7023-based designs to achieve optimum performance 
from the ADCs and DACs. 
Although the parts have separate pins for analog and digital ground 
(AGND and DGND), the user must not tie these to two separate 
ground planes unless the two ground planes are connected very 
close to the part. This is illustrated in the simplified example 
shown in Figure 50a. In systems where digital and analog ground 
planes are connected together somewhere else (at the system 
power supply, for example), the planes cannot be reconnected 
near the part because a ground loop would result. In these cases, tie 
all the ADuC7023 AGND and DGND pins to the analog ground 
plane, as illustrated in Figure 50b. In systems with only one ground 
plane, ensure that the digital and analog components are physically 
separated onto separate halves of the board so that digital return 
currents do not flow near analog circuitry (and vice versa).  
The ADuC7023 can then be placed between the digital and 
analog sections, as illustrated in Figure 50c. 
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Figure 50. System Grounding Schemes 
In all of these scenarios, and in more complicated real-life 
applications, users should pay particular attention to the flow of 
current from the supplies and back to ground. Make sure the return 
paths for all currents are as close as possible to the paths the 
currents took to reach their destinations.  
 
 
For example, do not power components on the analog side (as 
seen in Figure 50b) with IOVDD because that would force return 
currents from IOVDD to flow through AGND. Avoid digital 
currents flowing under analog circuitry, which can occur if a 
noisy digital chip is placed on the left half of the board (shown 
in Figure 50c). If possible, avoid large discontinuities in the 
ground plane(s) such as those formed by a long trace on the same 
layer, because they force return signals to travel a longer path. 
In addition, make all connections to the ground plane directly, 
with little or no trace separating the pin from its via to ground. 
When connecting fast logic signals (rise/fall time < 5 ns) to any of 
the ADuC7023 digital inputs, add a series resistor to each 
relevant line to keep rise and fall times longer than 5 ns at the 
input pins of the part. A value of 100 Ω or 200 Ω is usually 
sufficient enough to prevent high speed signals from coupling 
capacitively into the part and affecting the accuracy of ADC 
conversions. 
CLOCK OSCILLATOR 
The clock source for the ADuC7023 can be generated by the 
internal PLL or by an external clock input. To use the internal 
PLL, connect a 32.768 kHz parallel resonant crystal between 
XCLKI and XCLKO, and connect a capacitor from each pin to 
ground, as shown in Figure 51. The crystal allows the PLL to lock 
correctly to give a frequency of 41.78 MHz. If no external crystal 
is present, the internal oscillator is used to give a typical 
frequency of 41.78 MHz ± 3%. 
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Figure 51. External Parallel Resonant Crystal Connections 
To use an external source clock input instead of the PLL (see 
Figure 52), Bit 1 and Bit 0 of PLLCON must be modified. The 
external clock uses P1.1 and XCLK. 
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Figure 52. Connecting an External Clock Source 
Using an external clock source, the ADuC7023 specified 
operational clock speed range is 50 kHz to 44 MHz ± 1%, which 
ensures correct operation of the analog peripherals and Flash/EE. 
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POWER-ON RESET OPERATION 
An internal power-on reset (POR) is implemented on the 
ADuC7023. For LVDD below 2.40 V typical, the internal POR 
holds the part in reset. As LVDD rises above 2.40 V, an internal 
timer times out for typically 64 ms before the part is released 
from reset. The user must ensure that the power supply IOVDD 
has reached a stable 2.7 V minimum level by this time. Likewise, on 
power-down, the internal POR holds the part in reset until 
LVDD has dropped below 2.40 V. 
Figure 53 illustrates the operation of the internal POR in detail. 
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Figure 53. Internal Power-On Reset Operation 
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TYPICAL SYSTEM CONFIGURATION 
A typical ADuC7023 configuration is shown in Figure 54. It summarizes some of the hardware considerations. The bottom of the LFCSP 
package has an exposed pad that needs to be soldered to a metal plate on the board for mechanical reasons. The metal plate of the board 
can be connected to ground. 
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Figure 54. Typical System Configuration 
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DEVELOPMENT TOOLS 
PC-BASED TOOLS 
Four types of development systems are available for the ADuC7023 
family. The ADuC7023 QuickStart Plus is intended for new users 
who want to have a comprehensive hardware development 
environment. 
These systems consist of the following PC-based (Windows® 
compatible) hardware and software development tools. 
Hardware 
The hardware system uses the ADuC7023 evaluation board, a 
serial port programming cable, and a RDI-compliant JTAG 
emulator (included in the ADuC7023 QuickStart Plus only). 
Software 
The software system has an integrated development environment, 
incorporating an assembler, compiler, and nonintrusive JTAG-
based debugger. The software sytem uses a serial downloader 
software and example code. 
Miscellaneous 
The miscellaneous systems use CD-ROM documentation. 
IN-CIRCUIT I
2C DOWNLOADER 
An I
2C-based serial downloader is available at www.analog.com. 
This software requires an USB-to-I
2C adaptor board available 
from Analog Devices. The part number for this USB-to-I
2C 
adapter is USB-I2C/LIN-CONV-Z. 
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OUTLINE DIMENSIONS 
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Figure 55. 40-Lead Frame Chip Scale Package [LFCSP_WQ] 
6 mm × 6 mm Body, Very Thin Quad 
(CP-40-10) 
Dimensions shown in millimeters 
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Figure 56. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 
5 mm × 5 mm Body, Very Thin Quad 
(CP-32-11) 
Dimensions shown in millimeters 
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Figure 57. 36-Ball Wafer Level Chip Scale Package [WLCSP] 
(CB-36-3) 
Dimensions shown in millimeters 
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ORDERING GUIDE 
Model
1 
ADC 
Channels 
DAC 
Channels 
FLASH/ 
RAM  GPIO  Downloader 
Temperature 
Range  Package Description 
Package 
Option 
Ordering 
Quantity 
ADuC7023BCP6Z62I  12  4  62 kB/8 kB  20  I
2C  −40°C to +125°C  40-Lead LFCSP_WQ  CP-40-10  490 
ADuC7023BCP6Z62IRL  12  4  62 kB/8 kB  20  I
2C  −40°C to +125°C  40-Lead LFCSP_WQ  CP-40-10  2,500 
ADuC7023BCP6Z62IR7  12  4  62 kB/8 kB  20  I
2C  −40°C to +125°C  40-Lead LFCSP_WQ  CP-40-10  750 
ADuC7023BCPZ62I  6  4  62 kB/8 kB  12  I
2C  −40°C to +125°C  32-Lead LFCSP_WQ   CP-32-11  490 
ADuC7023BCPZ62I-RL  6  4  62 kB/8 kB  12  I
2C  −40°C to +125°C  32-Lead LFCSP_WQ   CP-32-11  5,000 
ADuC7023BCPZ62I-R7  6  4  62 kB/8 kB  12  I
2C  −40°C to +125°C  32-Lead LFCSP_WQ   CP-32-11  1,500 
ADuC7023BCBZ62I-R7  10  4  62 kB/8 kB  16  I
2C  −40°C to +125°C  36-Ball WLCSP  CB-36-03  1,500 
EVAL-ADuC7023QSPZ              ADuC7023 
QuickStart Plus 
Development System 
Using 32-Pin 
ADuC7023 
   
EVAL-ADuC7023QSPZ1              ADuC7023 
QuickStart Plus 
Development System 
Using 40-Pin 
ADuC7023 
   
EVAL-ADuC7023QSPZ2              ADuC7023 
QuickStart Plus 
Development System 
Using 36-Ball 
ADuC7023 
   
1 Z = RoHS Compliant Part. 
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NOTES 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors). 
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